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Abstract
While neural networks are good at learning unspecified functions from training
samples, they cannot be directly implemented in hardware and are often not inter-
pretable or formally verifiable. On the other hand, logic circuits are implementable,
verifiable, and interpretable but are not able to learn from training data in a gen-
eralizable way. We propose a novel logic learning pipeline that combines the
advantages of neural networks and logic circuits. Our pipeline first trains a neural
network on a classification task, and then translates this, first to random forests,
and then to AND-Inverter logic. We show that our pipeline maintains greater accu-
racy than naive translations to logic, and minimizes the logic such that it is more
interpretable and has decreased hardware cost. We show the utility of our pipeline
on a network that is trained on biomedical data. This approach could be applied to
patient care to provide risk stratification and guide clinical decision-making.
1 Introduction
Neural networks, equipped with the benefits of differentiable computing, have proven to be effective
in learning many types of functions that translate from complex inputs to abstract outputs using
training data [1]. However, differentiable computing is not the native language of computers, since
they are built using digital logic. This discrepancy makes it difficult to implement neural networks
directly in hardware [2]. Moreover, the language of logic has a distinct advantage in verifiability.
When a neural network makes a decision, it is often considered a “black box”, whereas a chain of
logical operations can be verified for correct operation in important conditions [3–5]. On the other
hand, there has been little work in learning logic [6–8]. Most efforts in logic synthesis focus on
minimizing logic that starts out specified [9–13]. In this work, we seek to combine the learning
process of neural networks with the advantages of logic to aid healthcare applications. Here, we
bridge the gap between these two paradigms by proposing a process for learning a neural network
and optimizing the resultant logic in a specific way that maintains accuracy.
Our method first learns a neural network for a classification decision, and translates it first to a random
forest, and then to a network of simple logic gates called an And-Inverter-Graph (AIG) [14]. We
hypothesize that random forests naturally eliminate dependencies based on unseen inputs in such a
way that the coverage of the logic function expands smoothly, i.e. allows us to apply the same logic
decision to be applied to test vectors that are near to training vectors based on Hamming distance.
Thus, we smooth the logic in this way to be more generalizable. We show that this process not only
results in more efficient logic, but vastly improves the accuracy and generalizability of the logic on
test data over straightforward translations to arithmetic circuits. We also show that it improves on
LUT-based translations to logic that are often used in FPGAs.
We explore logic learning and synthesis in the healthcare realm. In this realm there is a pressing need
for a rational, data-driven approach to decision-making. For instance, decisions of whether to give
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certain treatments to patients, or predictions of which patients will require intensive care unit (ICU)
care or ventilation can help hospitals plan and allocate resources that we see can become scarce under
pandemic conditions. Further, black-box decisions are less trusted in healthcare even if they lead to
accurate results. Therefore, being able to create a report of the decision as a logical inference has
high value for verification and interpretation of the decision. For example instances that satisfy the
criteria for a positive decision (positive disease diagnosis or intervention decision) can be generated
using a SAT solver like MiniSAT [15]. These solutions can be verified by clinicians either using
domain knowledge or historical data.
Finally, recently there have been efforts in automated and continual predictions of medical diagnoses
and interventions. For example continuous monitoring of respiratory status and blood oxygen levels
can immediately identify critical care need [16] that are being implemented directly in hardware.
In such cases the smaller and and more accurate logic we propose can improve online healthcare
decisions in terms of hardware size and power consumption. While there are several methods that
implement neural networks into logic [2, 17], as we show, direct compilations of logic can result in
inaccuracy.
We train logic networks to make healthcare decisions on two datasets. The first dataset consists of
3,012 patient observations obtained from hospitals around the world [18] who seek medical care for
gastrointestinal bleeding (GIB) symptoms. A large proportion of GIB symptoms are not serious and
most patients can be discharged. However, a small percentage of patients have serious issues that
could result in death and must be hospitalized. Distinguishing between these two types of patients on
the basis of the first hours of measurement is vital for hospital resource allocation. The second dataset
is from the Veterans Aging Cohort Study (VACS) [19] that collects detailed medical data about HIV
infected veterans, when they visit the hospital to receive antiretroviral treatment. Here, we use a data
set with 7,346 total observations to classify if the patient will survive the treatment for 6, 7 or 8 years.
In both cases we observe that the neural network has high accuracy, but the accuracy is diminished
during the quantization and translation to arithmetic logic. Further, we often see an increase in the
size of the resultant logic as measured by the number of basic AIG nodes (a standard approach in logic
synthesis). We anticipate that the majority healthcare applications will continue to be implemented
as software neural networks for the time being. However, we hope to provide a foundation for
understanding how to translate from a neural network representation to a logic representation in a
principled way that maintains or adds generalizability and limits logic bloat, which would lead to
area and power inefficiencies.
2 Background
Here, we focus on explaining logic-related methods that we use. Additionally, we provide some
basics about Boolean logic in Section 7.1 of the appendix. Besides its written form, a Boolean
function can be represented by a directed acyclic graph (DAG) in which each node models a logic
gate and each edge models a gate connection. A specific implementation of a Boolean function as a
DAG is the so-called And-Inverter-Graph (AIG), for which both AND- and Inverter-gates are part
of a universal gate set. In this context, a tool that we use is ABC [14], which provides powerful
transformations, such as redundancy removal that leads to a reduced number of nodes and levels.
For instance, when AIG rewriting is performed in ABC, a minimal representation is found among
all decompositions of all structural cuts in the AIG, while global logic sharing is captured using a
structural hashing table [14]. In ABC the gates are also factored such that they only receive two
inputs and that the nodes follow a topological order. The area or size of an AIG is given by the
number of the nodes in the graph, while the depth or delay is given by the number of nodes on the
longest path of the primary inputs and outputs.
A look-up table (LUT) is a table that saves previously calculated results or information in form of
array-like entries that are easily accessible. In Boolean logic, an N -bit LUT can encode a Boolean
function with N inputs by storing the corresponding truth table. Thus, in the case of N bits it has 2N
rows, one row for each possible bit-pattern. In digital logic, a LUT is implemented with a multiplexer
(MUX), which has select lines. Those are driven by the inputs to the Boolean function to access the
value of the corresponding output that is stored in the array. Unlike multiplexers, other arithmetic
circuit pieces exist to fulfill the task of adding two Boolean numbers, multiplying them or comparing
them against each other. The components to realize such calculations are called adder, multiplier,
and comparator respectively. A method which we use in this paper, to which it can be referred as
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LogicNet, is formed by a combination of look-up tables [20]. Those LUTS are arranged in successive
layers, similar to how it is done in neural networks. But a key difference is that the training process
does not involve a backpropagation and instead rather is a memorization process. Each LUT in a
layer receives inputs from only a few LUTs in the previous layer, for which the connections are
chosen at random. The number of outcome columns of a single LUT depends on the number of
different outputs that can be observed for the input patterns. Each entry in a row in the outcome
columns counts how many times the pattern is associated with the outcome in the given data set.
Hence, LogicNet is a network of concatenated look-up tables with multiple layers and serves the
memorization of the information given by the data, but also includes noise.
Decision trees are a popular method in machine learning, due to their interpretability [21]. They are
particularly suitable for classification tasks where the feature space can be separated into distinct bins
which can be shown as a tree-structure. When using multiple trees in an ensemble and letting them
vote on the classification, this substantially improves the accuracy, which leads to a method known as
random forests. The growing of a random forest is usually based on random vectors that govern the
growth of each tree in an ensemble [22].
3 Related Work
Machine Learning and Logic: The intersection of machine learning and logic is exploited in [23],
which showed that circuit-based simulations serve as intrinsic method to detect overfitting of a
machine learning model. Contrastingly, [20] investigated the trade-off between memorization and
learning with LogicNet. Other work focused on the relationship of neural networks and Boolean
satisfiability. For instance, [24, 25] use deep neural networks to learn solving satisfiability problems
as an alternative to SAT-solvers. Contrastingly, [26] and [27] use deep learning to solve problems
related to binary decision diagrams, such as variable ordering or estimation of state complexity.
Logic Synthesis and Hardware Implementations: There is a substantial amount of work about
implementing already trained neural network architectures on Field Programmable Gate Arrays
(FPGAs), such as the frameworks provided in [28], which employs a synchronous dataflow model
of computation, [29] which allows real-time control of the backpropagation learning algorithm or
[30] where the FPGAs’ native LUTs are used as inference operators. In a regular setting of neural
networks being compiled into hardware [31–34] the starting point are binarized neural networks
[35], which have binarized weights and activations during training and thus, have a different training
behaviour than standard neural networks. To the best of our knowledge, there is no work to learn
logic gate structures by using quantized neural network activations, and compiling them into AIGs.
Advances in Health Care: According to [36], the advances of deep learning directly affect the field
of medicine and health care at all three levels: clinicians, health systems, and patients. Especially, for
many diseases, accurate and timely clinical decision making is critically required. Lengthy and costly
procedures are, however, a bottleneck at this point and can potentially be addressed by low-cost
diagnostic tools that run on chips, close to where sensors produce data. Hence, there is a high demand
for miniaturization and so-called lab-on-chip (LoC) technology [16]. We address this issue in our
work by providing a novel pipeline to translate neural networks into logic gates which can serve as
further input to industrial logic synthesizers to produce on-chip machine learning designs.
Interpretability: In their work, [37] define interpretability in the context of machine learning as “the
use of machine-learning models for the extraction of relevant knowledge about domain relationships
contained in data." By means of this, relevance refers to knowledge and insights that are needed by
an audience in a specific domain problem. For that reason, in some cases interpretable models that
are less accurate than non-interpretable ones might even be preferred [38]. In [39], it is distinguished
between intrinsic and post-hoc interpretability. The first refers to self-explanatory models due to
their structures, which for example includes decision trees and other rule-based learning methods.
The latter involves deriving a second model for explaining the first one, which our work of deriving
random forests, look-up tables and logic from neural networks belongs to. Our novel pipeline is also
inspired by [40], where gradient-boosted decision trees that provide local explanations are combined
to represent global structures of a model. They show that especially on medical data this can leverage
rich summaries of both an entire model and individual features.
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4 Methods
4.1 Generalization with Don’t Care Dependency Elimination
Traditionally, logic synthesis involves optimizing a completely specified circuit. The most basic
form of specification is a truth table which lists every binary input combination and its specified
output. However, in the case of "learning logic" we are in a realm where the output for every input
is not specified but rather, there are holes or don’t cares in the truth table. While the logic circuit
representing this subset of inputs is only guaranteed to be correct on specified inputs, we hypothesize
that there are ways to optimize this logic such that it does generalize, i.e. fill in holes in the truth table
in an accurate way. This is what we cover in the following.
First, we note that a logic operation called dependency elimination offers a K-nearest-neighbor-like
interpolation based on cube expansion. Building on this observation, we use random forests as an
intermediate step of our pipeline. Second, factored forms like multi-levels of LUTs can be seen as a
way of abstraction and "clever" memorization as a learning process. Given this motivation, we use
LogicNets [20] as alternative intermediate step of our pipeline and as one of multiple baselines.
The most direct way to obtain a logic circuit is as a sum-of-products (SOP) which is a two-level logic
obtainable directly from the truth-table. Given an n-input logic function f(x1, . . . , xn) the circuit
consists of an AND (product or cube) gate ANDi for each vector ~xi with n entries such that f(~xi) is
1, and there is a single OR gate that takes each of the AND gates as input. Thus, for k observations ~xi
it follows: f(~xi) = f(x1, . . . , xn) = OR(AND1, . . . , ANDk). Note that this basic form of logic
is exactly memorization in that each training vector that produces a 1 is encoded directly as an AND
gate, thus this function does not generalize outside the training data. This circuit has high complexity
in that an n-input AND gate requires a tree of 2-input AND gates for hardware implementation. Thus,
an n-input AND gate will require roughly n 2-input AND gates.
The primary goal of logic synthesis involves reducing the number of basic gates for building the
circuit. One basic operation in logic synthesis is dependency elimination. In an SOP setting an
example of dependency elimination is cube expansion, e.g. ab + ab¯ = a(b + b¯) = a. Here, the input
b is eliminated due to lack of dependency on its value.
Suppose that B = {0, 1} is a Boolean space. Then, for an n-input logic function
f(x1, . . . , xn) : Bn → B1, single-variable dependency elimination is defined as applying Equation 1
if both f(~xi) = 1 and f(~xi) = 0 are not seen in combination with the other literals:
f(x1, . . . , xn) = f(x1, . . . , xi−1, 0, xi+1, . . . , xn) = f(x1, . . . , xi−1, 1, xi+1, . . . , xn) (1)
Proposition: Eliminating n variables in a logic function f results in a 2n increase in logic coverage.
Proof: Each variable eliminated doubles the size of the function, because now the function applies
to all inputs as before and their corresponding inputs with the eliminated variable negated. So
inductively, if we eliminate one variable at a time, we double the coverage each time. Note that the
coverage increases inputs that are close in Hamming distance to those already covered by the function
f and therefore, this is a smooth expansion.
Suppose we have a set of training samples X = { ~x1, . . . , ~xm}, where ~xi = [xi,1, xi,2, . . . , xi,n]T .
Suppose the corresponding test data T = {~t1, . . . , ~tq} is distributed around the training data and
generated by a bit flip on any bit of the training data. Then start with two SOP circuits: C1 =
∑
Pi
where Pi = Π~xi such that f(~xi) = 1 and C2 =
∑
Ni with, Nj = ~xj , j 6= i such that f( ~xj) = 0.
Then derive the response to a test input ~ti as follows:
f(~ti) =

1 if C1(~ti) == 1 and C2(~ti) == 0
0 if C1(~ti) == 0 and C2(~ti) == 1
randomly pick 0 or 1 otherwise
(2)
Now suppose we have a new circuit C ′1 =
∑
P ′i that randomly eliminates one input Pi in C1 such that
the test data at a 1-bit Hamming distance from the training data receives the same answer. Suppose to
do the same for C2 to create C ′2. This also means that each of Pi and Ni cover two nearby vectors
rather than one: one from the training set and one from the test set. Thus, the close test set gets
assigned to the same value as the training set. We term this don’t care-based dependency elimination
that can lead to generalization, as we eliminated dependencies with respect to unseen inputs.
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To connect this to a random forest, we note that random forests consist of decision trees. Decision trees
are effectively logical AND statements (products). For instance, if the branch v1 = 1, v2 = 1, v3 = 1
leads to a decision of 1, then this is an AND statement B = v1v2v3, and thus the random forest can
be thought of as SOP with products corresponding to each branch. Since decision trees do not decide
(i.e. branch) on variables that do not affect the decision, corresponding variables are eliminated from
the products leading to generalization on unseen inputs based on logic smoothness.
4.2 Generalization with Factorization
Another logic operation that has been shown to generalize is factorization, which involves adding
depth in order to pull out a common term in logic. An example of factorizing is abc+abd = ab(c+d),
where the factor ab is pulled out of both terms of the sum. Again cube-expanding this expression
would allow an inductive generalization argument where based on ab being the decisive factor in some
examples it is generalized to others. The work of [20] shows that factorized LUTs also generalize
over simple LUTs. This motivates to include translations from a neural network to a high-depth LUT
network - LogicNet - as one of our baselines.
4.3 Logic Verifiability
Logic has additional advantages, particularly in the health care realm. First, if a diagnosis or treatment
decision is decided by a logic circuit, then a report can be created such that the decision can be
explained by a logic diagram. Second, using logic allows for the use of SAT solvers, whose speed
and performance have been the key factors for success in modern logic synthesis. For a Boolean
function f(~x) a SAT solver, such as MiniSAT in ABC [14, 15], can find an input vector ~y such that
f(~y) = 1. The input vector ~y, thus, satisfies the logic result. Such vectors can be generated en
masse to test features of the system and potentially add features or change the data set design if the
decision is not medically valid. Further, in any such input vector one can analyze the controlling
inputs, meaning those whose bit flip causes the decision to change. This helps in determining the
critical and potentially causative factors in the logic.
Example: For the Gastrointestinal bleeding data that we consider, the elevation of blood urea nitrogen
above 18.2 in a clinical setting suggests volume loss or reabsorption of blood in the gastrointestinal
tract. Systolic blood pressure below 100 mmHg in the same clinical setting likewise suggests volume
loss. Hemoglobin less than 10 g/dL in females reflects an abnormally low blood count even taking
into account the possibility of regular bloodloss from menses. Each of these statements describes
a condition that reflects an abnormal amount of bloodloss, which requires medical attention. This
statement can be ported into logic as follows: (Blood Urea Nitrogen > 18.2 mg/dL) OR (Systolic
Blood Pressure <100 mmHg) OR (Hemoglobin < 10 g/dL AND NOT Male). This is in conjunctive
normal form in that it is a conjunction of single disjunctions. A SAT solver could satisfy this by
generating solutions which involve setting any of the 3 variables to true.
4.4 The Framework
Our framework starts with a trained real-valued neural network and then trains random forests on the
nodes’ quantized activations before a translation to logic. While we provide a detailed description of
the logic creation process in Section 7.2 of the appendix, Figure 1 shows an example of the logic of a
single decision tree. Our pipeline consists of the following steps:
1. A neural network is trained on a classification task with real-valued inputs ~xi and labels
ti of a training data set Xt. Each layer l with Nl nodes has a set of real valued activations
A = {al;1, al;2 . . . al;Nl} and weightsW = { ~wl;1, ~wl;2 . . . ~wl;Nl}.
2. At each node n of each layer l each real valued activation al;n and weight vector ~wl;n is
quantized according to a quantization scheme into m bits to gain aql;n and
~wql;n accordingly
(see Section 4.4.1).
3. Let l = 0 be the input layer and l = L be the output layer of the neural network. For
each node 0≤n<Nl in layer 0<l<L, a random forest RFl;n is trained on a data set Zl;n
that consists of quantized activations {aq[l−1];k | ∀k∈[0, Nl−1]} from the previous layer as
features and the corresponding quantized activation aql;n from node l;n as label.
4. Now, each RFl;n is translated into equivalent logic RF
logic
l;n (see Section 7.2.2). It is referred
to this as module or interchangeably as block.
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5. Each logic module is cascaded together to reform the entire neural network structure, which
yields the full logic LogicRF .
6. Lastly, an And-Inverter-Graph AIGRF is created from LogicRF using the ABC tool [14].
It can be used to measure size and complexity and for simulation purposes and thus, for
gaining insights on the performance and generalization capability of the circuit.
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Figure 1: Example of a decision tree logic.
4.4.1 Quantization Scheme
The neural network’s weights, activations, and the data, are typically floating point values that have
a limited precision of 32 or 64 bits. Here, it is desired to derive binary strings from these floats
with a lower precision of m bits, while maintaining information from before and after the decimal
point and about the sign, which needs to be done by binning and clipping in combination with a
two’s complement binarization. Therefore, the number of total bits for the quantization is defined as
m = k + i with k being the number of bits that represent the information before the decimal point
(integer bits) and i for the positions after the decimal point (fractional bits). The quantization scheme
is used consistently for every value that needs to be quantized. The pseudo-code can be found in
Algorithm 1.
Algorithm 1 Quantization Scheme
Input: float value x, number of total bits m, number of fractional bits i
Conversion to Integer-Representation:
xint = int(1 << i) ∗ x
largest_signed_int = (1 << (m− 1))− 1
xint = min(largest_signed_int, xint)
smallest_signed_int = −(1 << (m− 1))
xint = max(smallest_signed_int, xint)
largest_unsigned_int = (1 << m)− 1
xint = xint&largest_unsigned_int
Conversion to Binary String:
return format(xint,′ b′).zfill(m)
5 Evaluation
5.1 Gastrointestinal Bleeding (GIB) Data Set
The evaluation of our proposed methods is performed on two different biomedical data sets of
classification problems. The first one, namely the GIB data set collects information about patients
presenting with gastrointestinal bleeding (GIB) at multiple hospitals around the globe [18]. The data
set contains 3,012 observations in total with 27 numerical or categorial features for each observation.
The features cover general information about the patient, medical values and even include previous
medication. As outcome variable for a binary classification task we use the doctors’ decisions for a
need of immediate hospital-based intervention. The data set is generally balanced in terms of the two
classes and without missing values. For the test data, a perfectly balanced split of 20% of the overall
data is used, meaning that random guessing would yield 50.00% accuracy. Our method achieves
83.28% accuracy, where an arithmetic circuit only achieves 70.36%.
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5.2 Veterans Aging Cohort Study (VACS) Data Set
The Veterans Aging Cohort Study (VACS) [19] is a still ongoing study that collects detailed medical
data about veterans with HIV infections, when they visit the hospital to receive antiretroviral treatment.
Here, a subset of this data from 1999 to 2015 is used, such that it contains 10 numerical features
(medical values) of dead patients that had 40-50 visits. The data set is originally formed to calculate
an index that estimates the risk of mortality [41]. Here, the data set with 7,346 total observations is
used to classify if the underlying patient with an HIV infection and corresponding treatment survived
6, 7 or 8 years. We use the same splits as for the GIB data set and a perfectly balanced test data set.
Thus, random guessing or a constant output would yield 33.33% accuracy. In this setting, our method
achieves 59.27% accuracy, where an arithmetic circuit only achieves 45.20%.
5.3 Baselines for Comparison
In Section 4 we motivated why we use random forests as intermediate steps before a translation to
logic and introduced the framework’s steps.
In order to evaluate this pipeline, we set up two alternative baselines for comparison.
• The first baseline is a "straightforward" translation of the neural network into an arithmetic
circuit, where weights are multiplied with activations using multipliers and the results
summed with adders. These adders and multipliers are then decomposed to form the AIG.
Thus, there are no intermediary steps in this pipeline.
• The second baseline is inspired by FPGA architectures. Thus, instead of training random
forests on the quantized activations, we train networks of look-up tables using a setup called
LogicNet [20]. We hypothesize that these LogicNets may also eliminate dependencies in
certain cases after factorization and may be a stronger baseline than the arithmetic circuit
4.2.
5.4 Quantization Schemes
An important step in all 3 pipelines is the initial quantization of the neural network before
subsequent steps (of learning arithmetic circuits, LogicNet modules, or random forests). Both
the logic complexity and the accuracy are directly linked to the number of total bits in the
quantization scheme. Traditional logic holds that the more bits used, the better accuracy over-
all, but our results show that this is not always the case due to better optimizations that are
able to be performed on simpler quantization schemes. Therefore, we choose from a set of
"small" quantization schemes {(6, 4), (7, 3), (8, 6), (10, 6)} and a set of "big" quantization schemes
{(12, 8), (16, 10), (18, 10), (32, 16)} based on the arithmetic circuit that has the best performance.
This also has the added effect of strengthening the baseline for comparison purposes. We report
comparison results on a "small" and "large" quantization scheme for each arithmetic circuit baseline.
5.5 Neural Network Architectures
While larger neural networks generally learn better, smaller networks can result in smaller logic, that
is easier to verify using SAT solvers, and easier to interpret. Therefore we test our pipelines using
smaller node sizes and larger node sizes. Our neural networks are fully-connected networks with
ReLU activation functions on hidden layers and a softmax-function on the last layer in combination
with cross-entropy loss. Different architectures, optimizers and normalization modes were used to
train well-performing real-valued neural networks. Two models per data set were chosen as input to
the pipeline (see Table 1).
Table 1: Overview of the real-valued neural networks that serve as input to the logic pipeline.
Reference Key Hidden Layer Nodes Optimizer Normalization Mode Accuracy (in %)
GIB Model 1 5 - 4 - 3 Adam Robust-Scaling 83.28
GIB Model 2 12 - 10 Adam Robust-Scaling 85.93
VACS Model 1 10 - 5 Adam Z-Score Normalization 63.20
VACS Model 2 40 - 20 RAdam Robust-Scaling 75.58
7
For LogicNet, we used the following hyper-parameters to form different configurations: depth
(number of layers): {2, 3, 4}; width (number of LUTs in each layer): {50, 100, 200, 500, 1000};
LUT-size (number of inputs to each LUT): {1, 2, 3}. Analogously, for random forest, combinations of
the following hyper-parameters were used: maximal tree depth: {5, 10, 15, 20}; number of estimators:
{2, 3, 4}; bitwise training: {Y es,No}. Note that the "bitwise training"-parameter means that we
introduced the option to train the random forests bit by bit on the quantized activations or on the full
bit-string. Besides the training process itself, this also impacts the logic creation. We provide more
details about this in the appendix.
5.6 Results
Table 2 shows the results of the top-1 model of each configuration. It can be observed that our
approach based on random forests outperforms the arithmetic circuits not only in 6 of 8 cases in terms
of accuracy, but also most of the times in logic complexity. We also note that the LogicNet approach
improves over the arithmetic circuit in some cases, but on the VACS datasets it seems to degrade
essentially to random guessing. Therefore it seems to have more drastic failure modes. Curiously,
there is one case in which the neural network accuracy of 63.20% is exactly preserved in the VACS
cohort case by the arithmetic circuit. Since the VACS cohort is relatively small in terms of the number
of features for each data point, it may be possible that an arithmetic circuit learns the full function
accurately. However, we expect such cases to be rare.
In Section 7.5 of the appendix we additionally provide an example of an interpretable report that
can be derived from the logic for the purpose of system verification. There, we also deliver some
run-times of MiniSAT [15] to proof that such a verification process is possible in a feasible amount of
time. For a large logic setting of 912,589 AIG nodes MiniSAT allocates a maximum of approximately
six hours. In most cases the run-time is in a magnitude of a few minutes to hours.
Table 2: Results of the top-1 models for each technique of logic creation, using the neural networks and data
use-cases from Table 1 and two quantization schemes each. Our method’s values in each performance measure
category are marked in bold if they outperform the ones of the arithmetic circuit. Note that a value of zero for
the AIG nodes and levels means that the model has learned nothing and that the logic only delivers a constant
classification output.
Reference
Key
Real-Valued
Network
Acc. (in %)
Quant.
Scheme
Arithmetic Circuit LogicNet NNET to Random Forest
AIG
Nodes
AIG
Levels
Acc.
(in %)
AIG
Nodes
AIG
Levels
Acc.
(in %)
AIG
Nodes
AIG
Levels
Acc.
(in %)
GIB Model 1 83.28 (7, 3) 14,314 231 70.36 2,508 106 66.56 50,684 245 83.28(18, 10) 123,389 451 83.28 25,536 198 65.56 114,011 357 77,65
GIB Model 2 85.93 (6, 4) 38,414 240 52.48 13,501 131 64.40 425,617 213 56.29(12, 8) 150,427 338 45.20 41,867 165 50.50 214,009 300 59.27
VACS Model 1 63.20 (7, 3) 17,807 183 35.51 7,473 89 33.40 95,176 117 49.80(32, 16) 338,757 549 63.20 186,572 274 33.40 254,579 354 38.91
VACS Model 2 75.58 (6, 4) 106,572 353 34.97 0 0 33.33 83,697 146 37.69(32, 16) 2,173,117 726 34.97 389,577 264 33.47 2,097,694 373 39.39
We note that AIGs themselves are minimized for logic redundancy by using a hash table to look
up small patches of logic [42]. However, though these operations are applied to all three models to
derive the final AIG, they do not compensate accuracy and reach the same node or AIG level count.
We believe that this is because the random forest models begin with a better global logic architecture,
which local optimizations offered by AIGs can not correct.
Based on our results here, we recommend the usage of the derived methods as follows: Begin with
small real-valued neural networks and small quantization schemes, to derive an arithmetic circuit.
When the arithmetic circuit performs poorly, our pipeline helps to increase the chance of finding a
well-generalizing logic circuit that is smaller in terms of size and area and better in terms of accuracy.
When the arithmetic circuit already performs well, thus forms a strong baseline, the logic learning
pipeline can help finding a less bloated logic that achieves similar results.
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6 Conclusion
Here, we presented a novel framework for translating trained neural networks first into random
forests and then into logic gate representations. The motivation was to combine the learnability
of neural networks with the verifiability and implementability of logic. We noted that, in general,
translation of a neural network into arithmetic logic incurs a loss of accuracy. We found that the
inclusion of training random forests for each activation before the translation to logic increases
accuracy and decreases hardware complexity. We showed that the intermediate optimizations are a
form of dependency elimination on the logic and thus, allow for exploiting logic smoothness, and
improves generalization. Thus, we provide evidence that particular logic operations themselves can
generalize to unseen training examples. Future work remains in investigating the properties of our
intermediate operations and different quantization schemes.
Broader Impact
Our work has broad applicability in many fields, and especially health care, where there is an
advantage to performing logically verifiable decisions. Additionally, with our work we hope to deliver
a new motivation for the machine learning community to further explore the intersection of neural
networks and logic circuits. We believe that there is a high potential in translating machine learning
models to logic circuits for several reasons:
1. Logic is verifiable.
2. Logic can be more interpretable.
3. Logic is implementable in hardware. Thus, if logic was learnable, machine learning models
could also more easily be run on chips.
4. Logic could in the long-run maybe be seen as an intermediate step of rendering one machine
learning model from another. This could lead to totally new concepts when it comes to
intersecting multiple domains. Hence, one of the next steps could be to again derive a
trainable machine learning model from logic.
We do not believe anyone would be be put at disadvantage from this research. Nonetheless, we agree
that the consequences of failure of the system would be immense, when being applied to tasks like
classifying if a patient needs hospitalization. However, we do not claim that our system is free of
faults at this point of research. Instead we provided a novel setup that needs to be further explored,
but that can put research forth in the intersection of machine learning and logic circuits, since we
motivated its exploration in a previously unseen way. We hope to trigger new ideas in the community
which can have a high impact on how the aspect of interpretability in black box models is thought.
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7 Appendix
7.1 Background: Boolean Logic
A Boolean equation is a mathematical expression that only uses binary variables. Logic gates are
simple digital circuits that take a number of binary inputs to produce a binary output, i.e. they perform
operations on binary variables and implement Boolean equations. An AND-Gate for example outputs
1 when all inputs are 1, while an OR-Gate outputs 1 when any input is 1. An Inverter-Gate negates
the input to form its complement. A truth table of a gate can store information about which input
patterns causes which output. A concatenation of multiple gates can be used to implement a logic
function. Any Boolean variable or its complement in a Boolean equation is called a literal. The AND
of one or more literals is known to be a product or cube. Similarly, the OR of literals is called a
sum. In this context a sum-of-products refers to multiple AND-terms being connected by ORs and
vice versa for a product-of-sums. Both can be transferred into each other. For a given propositional
Boolean formula, the Boolean satisfiability problem (SAT) asks whether there exists a satisfying set
of variable assignments that makes the output be 1. There are multiple SAT solvers publicly available
to fulfill this task that is linear in the number of variables [15, 43, 44].
When using b to encode 2N different values, it needs to be distinguished between using the full range
to encode unsigned binary numbers, i.e. only positive values, or splitting it up into two parts that
represent negative and positive numbers, hence, encoding signed binary numbers. For the latter, the
so-called two complement representation can be used where zero is written as all zeros 00 · · · 0002 in
the binary representation. The most positive number is given by 2N−1 − 1 = 01 · · · 1112 and thus,
has ones everywhere expect for the most significant bit. The most negative number is defined as
−2N−1 = 10 · · · 0002 and hence, has a 1 at the most significant bit and zeros elsewhere. Positive
numbers in general have a 0 at the most significant bit and negative numbers a 1. Therefore, the
most significant bit is in this context also called the sign bit. However, the remaining bits need to be
interpreted differently to get the magnitude of the value, which is done in a process called the two’s
complement. The process is given by inverting all bits and then adding a 1 to the least significant bit.
This then turns the signed representation back into an unsigned representation and thus, yields only
the magnitude of the positive or negative binary number.
7.2 Methods: Logic Creation
The following sections provide a detailed descriptions of the logic creation processes within the novel
pipeline that we introduce. Figure 2 further illustrates the pipeline as explained in Section 4.4.
l=0 | n=0
l=0 | n=1
l=0 | n=1
l=1 | n=0
l=1 | n=0
l=2 | n=0
module
l = 1 | n = 0
module
l = 1 | n = 1
module
l = 1 | n = 2
input x0
input x1
module
l = 1 | n = 0
module
l = 1 | n = 1
module
l = 2 | n = 0
input x0
input x1
input x0
input x1
[7:0]
[7:0]
[7:0]
module
l = 1 | n = 0
b) Training & Translationa) Trained Neural Network
c) Module Concatenation d) AIG
…
Figure 2: Illustration of translation from neural networks to logic (a) trained neural network, (b) intermediate
input-output module, (c) contatenation of modules to recreate entire network, (d) translation to AIG.
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7.2.1 Translation to an Arithmetic Circuit
Figure 3 shows how the operations during a forward pass at a neural network’s node can be translated
into logic. The multiplications wi ·xi are executed by multipliers. The two terms of the multiplication
must have the same number of bits m = k + i (with k integer bits and i fractional bits as used in the
quantization scheme - Section 4.4.1). Due to the nature of binary multiplications, the result is of size
2m bits. The summation
∑
i(wi · xi) is done by the accumulator logic. To prevent an overflow, it is
assumed to be of size 3m bits.
Then, a ReLU-activation function is modeled as comparator logic with the input1 of the accumulator
and a constant input2 of zero, both of size 3m bits. The comparator drives a multiplexer logic that
outputs input1 if the comparator outputs 1 (given by input1 > input2) and input2 (meaning zero)
otherwise. Finally, the result has to be brought back to size m.
This is done by a logical right shift of 2i bits (to remove the additional fractional bits), followed
by a clipping to the largest signed integer number and smallest signed integer number that can be
represented with m bits and hence, follows the procedure of the quantization scheme. After that, the
result is still of size 3m− 2i, but the relevant information stands at the m least significant bits.
x0
x1
x2
ReLU a
*
*
*
+ >=[m:0] x1[m:0] w1
[m:0] x2
[m:0] w2
[m:0] x0
[m:0] w0
[3m:0] 0
[2m:0]
[3m:0]
>>
2i
[3m:0]
[(3m-2i):0] [m:0]
extract
MUX
[0:0] …
compare against 
smallest and largest
signed int of m bits
comparator 
multiplier
adder
multiplexer
shifter
Figure 3: Overview of the logic of a single neuron with a ReLU activation function for a quantization
scheme of m bits. Multipliers are used for the weight-input multiplications and an accumulator is used for the
addition. A comparator is used to compare against a constant input of 0 to model the ReLU function and a shifter
is used for a right shift to eliminate the additional i fractional bits before extracting the m least significant bits.
7.2.2 Translation to Logic: Random Forest
When training random forests on the activations of the neural network, the hyper-parameters that
are used to influence the performance are the number of estimators (i.e. the number of decision
trees in the forest) and the maximum depth (i.e. the maximum branch depth in a tree). Note that
the depth of a decision tree influences the number of extracted features. Then each forest is turned
separately into logic or to be more precise: each decision tree is turned into logic to provide its
classification prediction. The result of each "logic-tree" is combined to form the prediction of the
overall "logic-forest". Hence, it follows the same principle and operations as in "real-valued", standard
decision trees. Nonetheless, there are small differences in how the random forests are trained and
translated, which can have a high influence on the performance. Those differences are introduced in
the following and are integrated into the pipeline in such a way that they can be seen as additional
hyper-parameters, next to the number of estimators and the maximum tree depth.
Inverse Weighting
The random forests are sensitive to imbalanced training data sets. When training them on the
activations of the neural network, it can happen that some activations that serve as labels are dominant
over others. This occurs especially frequently for small quantization schemes, when small differences
in the float values of activations are lost, due to falling into a small number of bins. When training
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random forests on such imbalanced data sets without further modifications, it can happen that
during training they only select observations with the same label. This then leads to a constant
class prediction of the most dominant class. That is problematic because the non-dominant class
predictions are usually the ones that are of particularly high interest (e.g. in a binary classification
problem with class 1 characterizing abnormality and class 0 for normality). To prevent this from
happening, during the training process the samples of each class are weighted inversely according
to the class label distribution. That means that observations of less dominant classes have a higher
chance to be chosen and influence the feature extraction process. It is referred to this procedure in the
following as inverse weighting. To summarize, it is something that influences the training process of
random forests to overcome class imbalances, but does not influence the logic translation itself.
Logic Translation of a Single Decision Tree - Main Principle
The final leaves of the decision tree implementations model class probabilities for each of the class
labels, according to the distribution of observed training examples that fell into the node’s bin. Instead
of traversing the tree from top to bottom and either going left or right at each branch according to the
decision rule, in the logic the tree is propagated backwards from bottom to top. This is done for the
reason that a final wire is needed at which the signal, i.e. final class prediction, can be propagated
to the next logic module. The simplest way to do so is the root node. Hence, the decision rules
are evaluated the opposite way and the class probabilities are propagated upwards to the root node
according to the decision rules at the branches. This means that a cascade of comparators does the job
of evaluating the decision rules and drives a cascade of multiplexers which select the corresponding
class probabilities that need to be propagated. Thus, when executing the logic as simulation on
quantized test signals, the root node’s wires receive signals that model the class probabilities of
the tree’s node at which one lands when following the learned decision rules. This is the main
principle of translating a single decision tree to logic. However, there are detailed differences in
what is propagated and how the predictions of multiple trees are handled in the logic to form a whole
prediction of the forest. The differences are dependent on whether a bitwise or none-bitwise option
of logic creation is chosen. This is explained in the following.
Bitwise Training
An option that influences both the training and the translation is the option for bitwise training. Within
that, the neural networks activations are quantized to binary strings. Then, a random forest is trained
on each bit 0≤j < m separately and solves a binary classification problem. Note that subsets of the
quantized activation data have to be formed that always extract the jth bit of each feature and label.
Thus, the decision trees also receive samples with each feature being a single-bit, as illustrated in
Figure 4. This procedure is also done for simplifying the logic itself. When only using binary data,
the random forest problem is simplified to thresholds of 0.5 at the branches as there are only two
possible values 0 and 1 (or any other fixed threshold between 0 and 1). What remains to be learned
by the random forests is which feature is relevant for the classification. This is equivalent to learning
a removal of “unimportant" variables and hence, to a don’t-care-based dependency elimination that
might be able to drive generalization as described in Section 4.1.
x1   :    1.6    
x2   :    1.2
x3   :    2.3
x4   :   -0.7
Example Observation
From Activations:
x1   :   011001 (25)    
x2   :   010011 (19)
x3   :   011111 (31)
x4   :   110101 (53)
Quantization - 6 total bits, 4 fractional bits:
Binary String (Unsigned Integer)
x1   :   011001    
x2   :   010011
x3   :   011111
x4   :   110101
Selection of j-th Bit: 
j = 3
x1   :   0    
x2   :   0
x3   :   1
x4   :   1
Training Data 
Observation
Figure 4: Example of how the jth bit of each quantized activation is selected to form the features for bitwise
training and logic translation.
In this setting, the probabilities of a prediction whether the bit should be classified as 1 or 0 are
propagated. Hence, the root node of a decision tree for a single-bit classification has two wires of m
bits that model the probability of the sample being class 0 and class 1. The logic of an exemplary
single decision tree under bitwise training is visualized in Figure 4.
The probability wires at each decision tree’s root node are used to form overall class probabilities of
the random forest. This is done by summing up all propagated probabilities of class 0 and class 1
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class: 0 
class: 1
x1>=0.5x1<0.5
x3<0.5 x4>=0.5
[0.75 ; 0.25] [0.4 ; 0.6] [0.2 ; 0.8] [0.0 ; 1.0]
[0.4 ; 0.6]
>=
MUX
x1
0.5
x3
x4 >=0.5
0.75
0.4
0.2
0.25
0.6
0.8
0.0
1.0
0    0
0    1
1    0
1    1
0    0
0    1
1    0
1    1
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x3/x4
x1
x3/x4
x1
prob. class 0
prob. class 1
x1   x2   x3   x4
 0     0     1     1
Example Observation:
Root Node Wires
Figure 5: Overview of the logic of a single decision tree of depth 2 for 4 data features under bitwise
training. The final leaves model class probabilities of the binary classification problem. The logic is
implemented as a cascade of comparators and multiplexers.
across the trees with an accumulator circuit. Same as in the setting of the arithmetic circuit (Section
7.2.1) the accumulator is assumed to be of size 3m bits to prevent overflow. In the following it is
referred to this summing up operation as a majority vote because each decision tree contributes
equally to the class probabilities.
To then propagate the actual single-bit class prediction of the forest, a logic operation follows that
mimics the argmax-function via a comparator that compares the summed-up probabilities. The
comparator drives a multiplexer which chooses between a constant 1-bit signal of 1 or 0. To form
the final signal that is provided as input to the next logic module, all single bit predictions of the
m forests are again concatenated to form the m-bit signal. Both the majority vote and the argmax
operation are visualized in Figure 6.
Influence of the Argmax-Function in the Bitwise Training Setting
It should be highlighted that the definition of the argmax-function can influence the class prediction
in such single-bit random forest logic settings. In a usual real-valued setting it is not possible that
the probability p(class 1) equals the probability p(class 0) because they are dependent on each other
through:
p(class 1) = 1− p(class 0) (3)
However, as the probabilities are summed up across multiple decision trees to form "pseudo-
probabilities", it can happen that they are equal. This would mean that also the quantized binary
strings that go into the comparator would be equal. Especially, it can also happen that those binarized
signals are equal, although the real-valued, summed-up probabilities are unequal. The reason for this
can be a small quantization scheme, where e.g. psum(class 0) = 0.631 and psum(class 1) = 0.632
lead to the same quantized value and cannot be further distinguished. When such identical signals
occur it makes a difference whether the argmax is defined as in Equation 4, which favours and chooses
class 1, or as in Equation 5, where class 0 is favoured and chosen. Nonetheless, it is supposed that the
cases where the implementation matters are rather neglectable, although they in theory occur more
frequently when choosing small quantization schemes. The influence is not further investigated in
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prob. class 0
accumulation
prob. 
class 1
MUX
>=
0
1
Final class
prediction
argmax+
prob. 
class 0
+
prob. class 1
accumulation
decision tree 1
decision tree 2
decision tree 3
decision tree 1
decision tree 2
decision tree 3
majority vote
Figure 6: Overview of the majority vote and argmax logic of a random forest under bitwise training. The
example contains 3 decision trees, where the class probabilities that were propagated to the root nodes (see
Figure 5) serve as input.
the following and Equation 4 is used as definition of the argmax in this bit-wise random forest logic
setting throughout the rest of the thesis.
argmax
{class 0; class 1}
=
{
1 if p(class 1) ≥ p(class 0)
0 otherwise
(4)
argmax
{class 0; class 1}
=
{
1 if p(class 1) > p(class 0)
0 otherwise
(5)
class: 3 
class: 4
class: 7
x1>=t0x1<t0
x3<t1 x4>=t2
[0.6; 
0.2; 
0.2]
[0.1;
0.25;
0.65]
[0.33;
0.33;
0.34]
[0.05;
0.8;
0.15]
>=
MUX
x1
t0
x3
x4 >=
0.6
0.65
0.34
3
7
7
0.8
4
0    0
0    1
1    0
1    1
0    0
0    1
1    0
1    1
MUX
MUX
x3/x4
x1
x3/x4
x1
most dominant
class probability
Root Node Wires
MUXt1t2
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class declaration
Figure 7: Overview of the logic of a single decision tree of depth 2 for 4 data features under none-bitwise
training. In this example the quantization scheme has m = 3 total bits, hence 8 possible classes, but only three
classes are observed in the training data set. Only the most dominant class and its probability is propagated from
each leaf node to the root node. Note that also the thresholds at the branches have to be learned and have to be
selected in the logic via multiplexers.
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None-Bitwise Training
In contrast to the bitwise training, the none-bitwise option does not train m random forests for a
quantization scheme of m total bits and does not operate on only binary features and labels. Instead
of using the binary strings of an observation’s features, the unsigned integer representation of each
feature is used from the quantization scheme. Hence, just one random forest is trained on integer
values of the quantized activations and besides learning relevant features for the decision trees, also
the thresholds need to be learned. However, for a quantization scheme of m total bits, this means
that 2m classes could occur to be learned by the decision tree. Propagating all class probabilities at
each of a tree’s branches is practically infeasible and would lead to a complex wiring and to a high
number of comparisons. Therefore, at each branch a comparator only compares the (propagated)
probabilities of the left and right nodes’ most dominant class predictions. The comparator again
drives a multiplexer that selects the class which corresponds to the higher probability. Hence, the
decision tree’s root node has only two wires at the end: one for the propagated class prediction and
one for its probability. No logic implementation of the argmax is needed. Figure 7 shows an example
of the logic of a single decision tree under none-bitwise training with m = 3 total bits, hence 23 = 8
possible classes, but only three classes being observed in the training data set.
To receive the final class prediction of the overall random forest in logic, also the majority vote needs
to be replaced. The decision trees’ root nodes have varying class predictions and thus, summing up
class probabilities across trees is not possible anymore. Instead, a comparator is again used to drive a
multiplexer that selects the class prediction corresponding to the highest probability across all root
nodes. In the following, it is referred to this procedure as winner-takes-it-all concept because a single
decision tree that is the most certain about its prediction delivers the classification result of the whole
random forest. The logic implementation of the winner-takes-it-all concept is visualized in Figure 8.
MUX
>= Final classprediction
winner-takes-it-all
decision tree 2: probability
decision tree 1: probability
decision tree 2: class
decision tree 1: class
>=decision tree 3:
probability
comparison 1: 
probability
MUXdecision tree 3: class  comparison 1: class
MUXdecision tree 2: probability
decision tree 1: probability
Figure 8: Example of the winner-takes-it-all logic of a random forest under none-bitwise training. The
example contains 3 decision trees, where the class declarations and corresponding probabilities that were
propagated to the root nodes (see Figure 7) serve as input.
7.2.3 Translation to Logic: LogicNet
Similar to the bitwise training of random forests, LogicNets are trained on binary classifications
(i.e. one LogicNet per bit 0≤j<m) which are translated into logic separately, as also visualized in
Figure 4. As LogicNet only consists of look-up-tables, the simplest way of implementation is with a
cascade of multiplexers, as visualized in Figure 9. The logic of each LogicNet to model node l;n is
concatenated to one module to form LGN logicl;n (Overview - Step 5 in Section 4.4) with Nl−1 inputs
of m bits and an output of m bits. The implementation of LogicNet is taken from [20] and only
supports binary classifications. Introducing a none-bitwise training option as for the random forests
is left as future work.
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MUX10
MUX10
x2
MUX
x2
f
x1   x2 f
 0     0
 0     1
 1     0
 1     1
1
0
0
1
f = x1 ⇤ x2 + x1 ⇤ x2
Figure 9: Example of a look-up table (LUT) logic implementation with multiplexers for a given
Boolean function. Such LUTs are stacked in multiple layers to form LogicNet.
7.2.4 Last Layer Logic
Independent of the logic translation method (arithmetic circuit, random forest and LogicNet), an
additional logic block has to be appended to the last layer’s logic module, in order to form the final
class prediction. Recall that the logic modules that simulate the last layer of the neural network model
the activations that come from a softmax function. There are as many nodes in the neural network’s
last layer (and thus, also as many logic modules) as there are classes in the classification task. To
derive the class prediction from softmax values in a real-valued setting, the class would be chosen
that corresponds to the node with the highest softmax value. This is what needs to be replaced in the
logic by a comparator and multiplexer logic that does the job of an argmax, as similarly described in
Section 7.2.2 and as illustrated in Figure 10. Note the similarity to the winner-takes-it-all concept.
The class class is chosen that corresponds to the last layer’s logic module with the greatest binary
signal.
MUX
>= Final classprediction
class 1
class 0
>=
MUX class 2
MUX
last layer module
n = 0
last layer module
n = 1
last layer module
n = 2
Figure 10: Example of the last layer logic argmax-implementation for a 3-class classification problem, where
the last layer modules serve as input.
7.3 Full Results
This section provides extensive tables for all training setups and configurations of the pipeline. The
tables report the mean and standard deviations for each setup being executed with three independent
runs and the result of the top-1 model of all runs. Additional horizontal lines are drawn in the tables
to clearly mark the separation between the top-1 models performing better than, equal to or worse
than random.
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7.4 Arithmetic Circuit Baselines
The results for translating the real-valued neural network baselines from Table 1 into arithmetic
circuits under different quantization schemes are given in the following.
Table 3: The results of the "GIB Model 1" arithmetic circuit.
Total
Bits
Fractional
Bits
AIG
Nodes
AIG
Levels
Accuracy
in %
Real-Valued Accuracy
(Preserved) in %
18 10 123,389 451 83.28 83.28 (100.0)
32 16 357,662 672 83.28 83.28 (100.0)
16 10 107,068 419 83.11 83.28 (99.79)
7 3 14,314 231 70.36 83.28 (84.49)
10 6 42,051 312 64.40 83.28 (77.34)
12 8 64,535 359 63.25 83.28 (75.95)
6 4 16,436 235 50.50 83.28 (60.63)
8 6 32,538 286 50.00 83.28 (60.04)
Table 4: The results of the "GIB Model 2" arithmetic circuit.
Total
Bits
Fractional
Bits
AIG
Nodes
AIG
Levels
Accuracy
in %
Real-Valued Accuracy
(Preserved) in %
6 4 38,414 240 52.48 85.93 (61.07)
8 6 77,059 290 51.49 85.93 (59.89)
12 8 150,427 338 45.20 85.93 (52.60)
10 6 95,582 312 43.05 85.93 (50.09)
7 3 33,557 238 35.93 85.93 (41.81)
16 10 248,322 392 29.30 85.93 (34.09)
18 10 281,471 416 29.30 85.93 (34.09)
32 16 823,495 592 29.30 85.93 (34.09)
Table 5: The results of the "VACS Model 1" arithmetic circuit.
Total
Bits
Fractional
Bits
AIG
Nodes
AIG
Levels
Accuracy
in %
Real-Valued Accuracy
(Preserved) in %
32 16 338,757 549 63.20 63.20 (100.0)
18 10 119,946 348 62.59 63.20 (99.03)
16 10 104,357 320 51.56 63.20 (81.58)
12 8 63,560 266 36.12 63.20 (57.15)
7 3 17,807 183 35.51 63.20 (56.19)
10 6 43,612 233 34.35 63.20 (54.35)
6 4 17,507 184 33.88 63.20 (53.61)
8 6 31,102 221 33.13 63.20 (52.42)
Table 6: The results of the "VACS Model 2" arithmetic circuit.
Total
Bits
Fractional
Bits
AIG
Nodes
AIG
Levels
Accuracy
in %
Real-Valued Accuracy
(Preserved) in %
6 4 106,572 353 34.97 75.58 (46.26)
32 16 2,173,117 726 34.97 75.58 (46.26)
7 3 109,473 362 33.54 75.58 (44.37)
10 6 270,088 414 33.54 75.58 (44.37)
18 10 755,160 522 33.40 75.58 (44.19)
16 10 668,259 496 32.93 75.58 (43.57)
8 6 195,020 387 32.45 75.58 (42.93)
12 8 411,030 444 30.27 75.58 (40.05)
20
7.4.1 Random Forest Evaluation
The tables provided in the following show the results of the logic creation with random forests as
intermediate steps. They are based on the real-valued neural network baselines defined in Table 1
that served as input to the logic pipeline. In each table, the results are sorted in descending manner
according to the top-1 model’s performance and the column-wise "winner" is marked in bold.
Note that if the number of nodes or levels in the AIG is zero, this means that the random forests have
learned nothing and its corresponding logic has a constant class prediction.
Table 7: Results of the random forest logic on the "GIB - Model 1" setup for a quantization scheme of 7
total bits and 3 fractional bits.
Estimators Max.Depth Bitwise
AIG Nodes
(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
3 20 No 50,684 50,817.67 (199.52) 245 245.00 (0.00) 83.28 83.28 (0.00)
2 20 No 37,785 37,909.67 (206.48) 219 219.00 (0.00) 83.11 82.95 (0.28)
4 10 No 32,344 32,344.00 (0.00) 255 255.00 (0.00) 82.28 82.28 (0.00)
2 10 No 21,340 21,340.00 (0.00) 201 201.00 (0.00) 82.28 82.28 (0.00)
2 15 No 35,270 35,159.33 (99.05) 215 215.00 (0.00) 82.12 81.73 (0.34)
4 5 No 13,654 13,654.00 (0.00) 233 233.00 (0.00) 82.12 82.12 (0.00)
3 10 No 26,578 26,578.00 (0.00) 228 228.00 (0.00) 81.95 81.95 (0.00)
4 20 No 63,076 63,144.33 (80.45) 272 272.00 (0.00) 81.95 81.62 (0.43)
3 15 No 46,838 46,883.00 (71.97) 242 242.00 (0.00) 81.46 81.40 (0.10)
4 15 No 59,224 59,311.33 (105.81) 269 269.00 (0.00) 81.46 81.46 (0.00)
3 5 No 12,868 12,868.00 (0.00) 206 206.00 (0.00) 80.96 80.96 (0.00)
2 5 No 12,126 12,126.00 (0.00) 179 179.00 (0.00) 72.19 72.19 (0.00)
4 10 Yes 14,596 10,395.33 (9057.66) 189 126.33 (109.41) 62.91 54.14 (7.60)
3 15 Yes 11,170 12,374.00 (1925.71) 146 152.67 (6.51) 62.75 56.13 (8.76)
3 10 Yes 11,399 13,414.67 (1755.45) 153 160.33 (8.74) 57.78 50.83 (6.34)
4 15 Yes 14,561 15,150.00 (981.46) 181 182.67 (2.08) 54.47 51.71 (2.90)
3 5 Yes 14,752 9,751.33 (8445.83) 161 110.33 (95.66) 53.81 51.10 (2.36)
2 20 Yes 12,124 7,898.00 (6845.48) 144 95.33 (82.57) 52.81 50.50 (2.11)
2 10 Yes 10,966 7,864.67 (6861.51) 136 94.00 (81.56) 51.49 50.66 (0.76)
2 15 Yes 10,966 7,875.33 (6872.63) 141 95.67 (82.89) 50.50 49.50 (1.32)
4 20 Yes 16,252 9,324.67 (8387.03) 188 115.67 (101.21) 50.17 49.12 (1.67)
3 20 Yes 0 9,713.33 (8412.94) 0 114.33 (99.02) 50.00 48.18 (3.01)
2 5 Yes 0 4,316.33 (7476.11) 0 51.00 (88.33) 50.00 46.63 (5.83)
4 5 Yes 14,782 1,5738.67 (835.25) 183 178.00 (7.00) 41.56 36.70 (6.51)
Table 8: Results of the random forest logic on the "GIB Model 1" setup for a quantization scheme of 18
total bits and 10 fractional bits.
Estimators Max.Depth Bitwise
AIG Nodes
(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top-1)
AIG Levels
(TopN)
Accuracy
(Top1)
Accuracy
(Top-N)
2 10 No 114,011 114,011.00 (0.00) 357 357.00 (0.00) 77.65 77.65 (0.00)
3 10 No 122,839 122,839.00 (0.00) 426 426.00 (0.00) 76.66 76.66 (0.00)
2 15 No 142,875 142,875.00 (0.00) 381 381.00 (0.00) 60.76 60.76 (0.00)
4 15 Yes 146,125 147,417.33 (2560.10) 328 328.33 (0.58) 58.28 51.38 (6.44)
4 20 No 213,640 213,639.33 (1.15) 542 542.00 (0.00) 57.78 57.78 (0.00)
4 10 No 129,579 129,579.67 (0.58) 495 495.00 (0.00) 57.45 57.45 (0.00)
3 20 No 189,521 189,521.00 (0.00) 474 474.00 (0.00) 57.28 57.28 (0.00)
4 5 Yes 141,632 96,056.00 (83223.07) 327 219.00 (189.67) 56.79 51.05 (5.29)
2 10 Yes 94,336 109,311.33 (12969.03) 250 277.67 (24.01) 55.96 50.22 (5.19)
2 15 Yes 115,159 114,962.67 (321.20) 292 292.33 (0.58) 55.79 48.73 (9.01)
2 5 Yes 117,569 114,916.33 (2530.87) 289 290.67 (2.08) 55.13 51.65 (3.01)
3 5 Yes 133,654 76,365.33 (68838.85) 309 188.67 (165.45) 53.97 52.10 (1.99)
3 10 Yes 128,482 86,900.33 (75281.09) 308 206.67 (178.99) 52.81 50.44 (2.18)
4 15 No 175,952 175,985.33 (56.01) 519 519.00 (0.00) 52.65 52.65 (0.00)
3 20 Yes 129,498 120,344.33 (18917.57) 307 293.67 (25.74) 52.15 47.79 (5.91)
3 15 No 161,416 161,416.33 (0.58) 451 451.00 (0.00) 52.15 52.15 (0.00)
3 5 No 98,980 98,980.00 (0.00) 395 395.00 (0.00) 51.49 51.49 (0.00)
2 5 No 96,662 96,662.00 (0.00) 326 326.00 (0.00) 50.33 50.33 (0.00)
4 10 Yes 146,358 96,422.67 (83522.27) 329 218.33 (189.09) 50.17 48.68 (2.44)
2 20 Yes 0 39,055.00 (67645.24) 0 97.00 (168.01) 50.00 48.73 (2.20)
4 5 No 100,940 100,940.00 (0.00) 465 465.00 (0.00) 50.00 50.00 (0.00)
4 20 Yes 0 97,351.67 (84309.11) 0 218.67 (189.37) 50.00 48.23 (1.92)
3 15 Yes 132,499 130,543.33 (3616.59) 311 310.67 (2.52) 47.52 43.93 (3.16)
2 20 No 164,417 164,425.67 (15.01) 404 404.00 (0.00) 39.74 39.52 (0.39)
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Table 9: Results of the random forest logic on the "GIB Model 2" setup for a quantization scheme of 6 total
bits and 4 fractional bits.
Estimators Max.Depth Bitwise
AIG Nodes
(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
3 15 Yes 425,617 429,633.67 (3740.06) 213 213.00 (0.00) 56.29 50.33 (5.42)
2 5 Yes 37,935 381,17.67 (333.86) 174 174.00 (0.00) 55.46 52.59 (2.50)
4 5 Yes 54,120 54,278.00 (136.84) 198 198.00 (0.00) 55.30 52.98 (2.40)
2 20 Yes 295,923 295,516.33 (756.92) 201 201.00 (0.00) 54.80 49.61 (4.73)
3 5 Yes 46,260 46,134.67 (116.38) 186 186.00 (0.00) 53.81 51.99 (2.01)
4 15 Yes 567,076 559,755.00 (6486.18) 225 225.00 (0.00) 52.81 50.28 (3.44)
4 20 Yes 557,274 558,920.67 (1602.50) 225 225.00 (0.00) 52.48 49.23 (2.85)
4 10 Yes 509,465 509,303.67 (1617.05) 221 221.00 (0.00) 52.32 50.44 (2.10)
2 15 Yes 296,717 296,912.33 (708.49) 201 201.00 (0.00) 52.32 50.50 (3.01)
3 20 Yes 423,914 428,384.00 (3938.99) 213 213.00 (0.00) 52.15 50.72 (1.81)
2 10 Yes 272,381 271,762.67 (1025.43) 197 197.00 (0.00) 51.16 49.89 (1.43)
3 10 Yes 389,233 391,008.33 (2413.95) 209 209.00 (0.00) 50.66 48.68 (1.79)
2 15 No 70,352 70,430.67 (80.03) 207 207.00 (0.00) 47.85 47.46 (0.34)
2 20 No 67,415 67,440.67 (25.03) 213 213.00 (0.00) 44.54 43.10 (1.70)
2 5 No 29,572 29,572.00 (0.00) 176 176.00 (0.00) 42.72 42.72 (0.00)
4 20 No 105,360 105,377.00 (77.90) 253 253.00 (0.00) 41.23 40.51 (0.75)
3 10 No 68,802 68,635.67 (144.59) 216 216.00 (0.00) 40.89 39.90 (0.99)
4 10 No 84,029 83,895.00 (137.10) 238 238.00 (0.00) 40.40 39.74 (0.67)
3 15 No 92,979 92,832.00 (134.53) 229 229.00 (0.00) 40.40 40.07 (0.29)
3 20 No 86,377 86,340.33 (48.00) 231 231.00 (0.00) 39.90 39.51 (0.42)
4 5 No 34,279 34,279.00 (0.00) 220 220.00 (0.00) 39.07 39.07 (0.00)
2 10 No 53,908 54,094.33 (181.24) 194 194.00 (0.00) 38.91 38.13 (0.69)
3 5 No 31,735 31,735.00 (0.00) 198 198.00 (0.00) 36.42 36.42 (0.00)
4 15 No 114,926 114,907.67 (104.71) 251 251.00 (0.00) 35.10 34.82 (0.25)
Table 10: Results of the random forest logic on the "GIB Model 2" setup for a quantization scheme of 12
total bits and 8 fractional bits.
Estimators Max.Depth Bitwise
AIG Nodes
(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
2 20 No 214,009 214,352.00 (297.05) 300 300.00 (0.00) 59.27 59.27 (0.00)
4 10 Yes 1,135,087 1,132,649.00 (3201.05) 287 287.00 (0.00) 57.12 51.60 (5.91)
2 5 Yes 155,585 155,780.67 (437.64) 242 241.67 (0.58) 56.29 53.15 (2.82)
2 20 Yes 704,065 710,442.67 (5990.50) 267 267.00 (0.00) 54.30 51.76 (2.30)
4 15 Yes 1,301,420 1,300,616.67 (941.93) 291 291.00 (0.00) 53.31 52.37 (1.00)
3 10 Yes 877,825 879,918.00 (2582.49) 275 275.00 (0.00) 52.98 51.05 (2.30)
3 5 Yes 186,340 186,607.00 (355.86) 253 253.33 (0.58) 52.15 47.79 (3.82)
4 5 Yes 218,651 218,951.67 (298.04) 265 265.33 (0.58) 51.49 47.35 (4.06)
4 20 No 304,810 304,771.67 (33.20) 376 376.00 (0.00) 51.32 51.32 (0.00)
2 15 Yes 707,056 707,129.00 (2623.26) 267 267.00 (0.00) 51.32 49.67 (2.07)
3 20 Yes 1,017,030 1,011,398.00 (4940.06) 279 279.00 (0.00) 50.00 47.46 (2.30)
4 20 Yes 1,304,463 1,303,602.67 (7447.86) 291 291.00 (0.00) 49.83 48.62 (2.10)
3 15 Yes 1,001,257 1,004,375.33 (3438.53) 279 279.00 (0.00) 49.50 47.68 (2.87)
2 10 Yes 624,346 623,826.67 (490.61) 263 263.00 (0.00) 49.01 48.68 (0.34)
2 10 No 130,029 129,939.67 (151.28) 267 267.00 (0.00) 47.68 43.76 (6.78)
3 15 No 193,817 193,409.67 (415.21) 322 322.00 (0.00) 47.02 44.48 (3.08)
4 15 No 220,436 220,086.67 (302.53) 360 360.67 (0.58) 46.69 46.58 (0.10)
4 5 No 113,360 113,360.00 (0.00) 322 322.00 (0.00) 46.03 46.03 (0.00)
4 10 No 152,945 152,994.67 (94.82) 343 343.00 (0.00) 46.03 43.99 (2.85)
2 5 No 106,932 106,931.67 (0.58) 246 246.00 (0.00) 45.70 45.70 (0.00)
3 5 No 110,215 110,223.67 (7.51) 284 284.00 (0.00) 45.53 45.53 (0.00)
3 20 No 258,686 258,588.33 (209.35) 335 337.00 (1.73) 44.04 43.71 (0.33)
2 15 No 168,423 168,925.00 (434.74) 284 284.67 (0.58) 41.89 41.56 (0.29)
3 10 No 141,518 141,471.67 (49.22) 305 305.00 (0.00) 32.45 32.12 (0.44)
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Table 11: Results of the random forest logic on the "VACS Model 1" setup for a quantization scheme of 7
total bits and 3 fractional bits.
Estimators Max.Depth Bitwise
AIG Nodes
(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
2 20 No 95,176 95,725.67 (476.25) 177 177.00 (0.00) 49.80 49.05 (0.65)
4 15 No 130,155 130,099.33 (201.36) 202 202.00 (0.00) 48.98 48.01 (1.02)
4 20 No 176,738 176,796.33 (190.33) 213 213.00 (0.00) 48.30 48.28 (0.04)
3 15 No 100,518 100,195.67 (284.42) 184 184.00 (0.00) 47.89 47.57 (0.39)
3 20 No 136,543 136,395.33 (128.10) 195 195.00 (0.00) 47.62 47.35 (0.25)
2 15 No 73,452 73,568.00 (180.53) 166 166.00 (0.00) 45.65 45.53 (0.11)
3 10 No 47,049 47,014.00 (30.32) 164 164.00 (0.00) 44.90 44.85 (0.04)
4 10 No 58,340 58,378.67 (33.72) 182 182.00 (0.00) 44.76 44.67 (0.08)
2 10 No 36,041 36,040.33 (1.15) 146 146.00 (0.00) 42.31 42.31 (0.00)
2 5 No 13,553 13,553.00 (0.00) 126 126.00 (0.00) 39.46 39.46 (0.00)
3 5 No 15,223 15,223.00 (0.00) 144 144.00 (0.00) 37.01 37.01 (0.00)
4 5 Yes 23,571 23,403.00 (150.12) 146 145.33 (0.58) 36.87 35.44 (2.08)
4 5 No 16,867 16,867.00 (0.00) 162 162.00 (0.00) 36.87 36.87 (0.00)
2 10 Yes 85,388 85,808.00 (370.60) 131 131.67 (0.58) 35.85 33.01 (3.69)
3 15 Yes 122,877 122,798.00 (825.34) 143 143.67 (0.58) 35.03 34.49 (0.62)
3 20 Yes 122,838 122,690.67 (494.74) 144 144.00 (0.00) 34.90 33.11 (1.58)
4 15 Yes 157,212 157,803.67 (515.96) 156 155.67 (0.58) 34.35 32.90 (1.30)
4 10 Yes 159,462 159,159.00 (482.16) 156 155.67 (0.58) 34.15 32.90 (2.16)
2 15 Yes 85,366 85,769.33 (390.68) 132 131.67 (0.58) 34.08 31.65 (2.42)
3 10 Yes 121,734 122,420.67 (608.29) 143 143.67 (0.58) 33.88 32.77 (1.20)
2 5 Yes 16,009 16,001.00 (10.58) 121 121.00 (0.00) 33.81 32.52 (1.13)
3 5 Yes 19,314 19,398.67 (148.38) 133 133.33 (0.58) 33.54 32.88 (1.08)
2 20 Yes 86,544 85,704.33 (727.55) 132 131.67 (0.58) 33.33 32.88 (0.48)
4 20 Yes 160,424 159,288.33 (1134.00) 156 155.67 (0.58) 32.99 32.11 (1.19)
Table 12: Results of the random forest logic on the "VACS Model 1" setup for a quantization scheme of 32
total bits and 16 fractional bits.
Estimators Max.Depth Bitwise
AIG Nodes
(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
2 10 No 25,4579 254,579.00 (0.00) 354 354.00 (0.00) 38.91 38.91 (0.00)
2 15 Yes 1,148,974 1,147,517.33 (1862.34) 350 349.33 (0.58) 37.76 35.03 (2.36)
4 20 No 583,187 584,068.33 (1286.80) 527 527.00 (0.00) 37.07 36.39 (0.90)
2 5 Yes 322,979 322,672.33 (1095.67) 338 338.00 (0.00) 37.01 33.88 (3.35)
3 10 No 280,859 280,859.00 (0.00) 424 424.00 (0.00) 36.46 36.46 (0.00)
3 15 No 389,633 390,194.67 (486.44) 443 443.00 (0.00) 35.99 35.01 (0.93)
3 20 No 504,479 504,248.33 (332.66) 457 457.00 (0.00) 35.85 35.72 (0.12)
4 20 Yes 2,113,290 2,097,819.33 (13473.24) 373 373.00 (0.00) 35.65 34.38 (1.12)
3 10 Yes 1,618,263 1,624,024.00 (13548.57) 360 361.00 (1.00) 35.37 34.69 (0.60)
2 15 No 334,403 333,872.00 (461.82) 373 373.00 (0.00) 35.37 35.26 (0.10)
2 20 No 419,291 418,916.67 (329.78) 387 387.00 (0.00) 35.10 34.94 (0.14)
3 5 Yes 396,919 397,796.00 (775.26) 350 350.67 (0.58) 34.90 34.38 (0.51)
2 10 Yes 1,147,277 1,147,115.00 (3100.18) 349 348.67 (0.58) 34.56 33.83 (1.20)
4 10 Yes 2,098,903 2,096,926.00 (7638.85) 372 372.67 (0.58) 34.49 33.02 (2.10)
4 10 No 304,540 304,540.00 (0.00) 494 494.00 (0.00) 34.35 34.35 (0.00)
4 5 Yes 474,512 475,300.67 (745.59) 362 362.00 (0.00) 33.88 31.95 (1.71)
2 5 No 198,386 198,386.00 (0.00) 334 334.00 (0.00) 33.81 33.81 (0.00)
4 15 No 437,852 437,785.33 (251.71) 513 513.00 (0.00) 33.81 33.45 (0.38)
3 20 Yes 1,625,366 1,626,514.33 (1068.41) 361 361.00 (0.00) 33.54 33.20 (0.59)
2 20 Yes 1,142,434 1,146,674.67 (4637.03) 349 348.67 (0.58) 33.13 31.59 (1.60)
4 15 Yes 2,104,315 2,101,798.67 (4054.02) 373 373.00 (0.00) 32.59 32.24 (0.35)
3 15 Yes 1,619,272 1,618,992.33 (1080.01) 361 361.00 (0.00) 32.38 30.93 (1.29)
3 5 No 203,821 203,821.00 (0.00) 404 404.00 (0.00) 30.95 30.95 (0.00)
4 5 No 209,776 209,776.00 (0.00) 474 474.00 (0.00) 29.80 29.80 (0.00)
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Table 13: Results of the random forest logic on the "VACS Model 2" setup for a quantization scheme of 6
total bits and 4 fractional bits.
Estimators Max.Depth Bitwise
AIG Nodes
(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
3 5 Yes 83,697 83,982.67 (247.88) 146 146.00 (0.00) 37.69 34.17 (3.06)
4 5 Yes 104,782 104,871.00 (105.82) 158 158.00 (0.00) 35.71 33.79 (1.79)
2 10 No 104,390 104,428.00 (194.80) 153 153.00 (0.00) 35.65 34.49 (1.00)
4 10 Yes 1,043,600 1,039,941.33 (3939.50) 180 180.00 (0.00) 35.31 34.08 (1.06)
2 20 Yes 830,090 831,161.00 (931.26) 194 194.00 (0.00) 35.17 34.31 (0.93)
3 10 Yes 792,146 792,785.67 (656.61) 168 168.00 (0.00) 34.97 33.29 (1.46)
4 10 No 176,146 176,089.33 (152.13) 197 197.00 (0.00) 34.76 34.26 (0.45)
3 20 Yes 1,221,817 1,217,937.67 (5600.56) 207 207.33 (0.58) 34.76 33.31 (1.26)
3 5 No 47,409 47,411.67 (2.31) 155 155.00 (0.00) 34.69 34.65 (0.03)
3 15 Yes 1,279,097 1,281,932.67 (2542.51) 188 188.00 (0.00) 34.63 33.67 (0.85)
4 15 Yes 1,698,388 1,694,545.00 (3463.69) 200 200.00 (0.00) 34.56 33.02 (1.34)
4 15 No 278,228 278,089.00 (122.65) 217 217.00 (0.00) 34.29 33.33 (0.85)
2 20 No 162,708 162,656.33 (46.74) 179 179.00 (0.00) 34.29 33.76 (0.68)
2 5 Yes 63,876 64,050.67 (214.44) 134 134.00 (0.00) 34.15 32.97 (1.35)
3 20 No 225,517 225,617.00 (193.47) 200 200.33 (0.58) 33.95 32.88 (0.94)
3 15 No 217,333 217,788.67 (446.78) 195 195.00 (0.00) 33.95 33.31 (0.55)
2 5 No 41,774 41,771.67 (2.08) 133 133.00 (0.00) 33.95 33.90 (0.04)
2 15 Yes 874,693 874,090.67 (2911.61) 176 176.00 (0.00) 33.81 33.76 (0.08)
4 5 No 52,981 52,983.67 (2.31) 177 177.00 (0.00) 33.67 33.63 (0.03)
4 20 No 291,068 291,132.67 (335.70) 222 222.00 (0.00) 33.61 33.04 (0.55)
2 10 Yes 545,141 544,665.33 (1056.15) 156 156.00 (0.00) 33.54 32.31 (1.67)
4 20 Yes 1,609,243 1,605,345.67 (3621.95) 218 217.67 (0.58) 33.47 32.06 (2.32)
3 10 No 139,840 139,775.67 (178.42) 175 175.00 (0.00) 33.40 33.29 (0.10)
2 15 No 155,526 155,460.67 (139.03) 173 173.00 (0.00) 32.86 32.56 (0.26)
Table 14: Results of the random forest logic on the "VACS Model 2" setup for a quantization scheme of 32
total bits and 16 fractional bits.
Estimators Max.Depth Bitwise
AIG Nodes
(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
4 15 Yes 2,097,694 2,095,119.33 (5562.45) 373 373.33 (0.58) 39.39 35.26 (3.76)
2 10 No 254,579 254,570.67 (14.43) 354 354.00 (0.00) 38.91 38.91 (0.00)
4 20 No 584,884 584,902.33 (799.66) 527 527.00 (0.00) 37.07 36.51 (0.54)
3 20 Yes 1,621,931 1,625,149.00 (3028.34) 361 361.00 (0.00) 36.53 34.94 (1.88)
3 10 No 280,859 280,859.00 (0.00) 424 424.00 (0.00) 36.46 36.46 (0.00)
3 10 Yes 1,631,324 1,623,684.67 (9490.92) 361 360.67 (0.58) 36.39 34.76 (1.54)
3 20 No 503,445 504,230.67 (698.40) 457 457.00 (0.00) 36.39 35.17 (1.47)
2 15 No 334,551 334,086.67 (540.73) 373 373.00 (0.00) 36.19 34.97 (1.09)
2 20 No 420,111 419,133.67 (1329.29) 387 387.00 (0.00) 36.12 35.76 (0.46)
3 15 No 390,306 389,998.67 (321.87) 443 443.00 (0.00) 35.99 35.65 (0.59)
3 5 Yes 399,979 398,883.33 (1068.15) 351 350.33 (0.58) 35.58 34.17 (1.73)
4 20 Yes 2,106,129 2,099,547.00 (6646.41) 374 373.67 (0.58) 35.58 34.70 (0.85)
4 15 No 436,586 437,421.67 (758.03) 513 513.00 (0.00) 35.24 34.20 (0.91)
2 20 Yes 1,148,673 1,145,816.00 (3890.61) 349 349.00 (0.00) 34.97 34.40 (0.52)
4 10 No 304,540 304,540.00 (0.00) 494 494.00 (0.00) 34.35 34.35 (0.00)
4 10 Yes 2,087,126 2,091,456.00 (6062.00) 372 372.67 (0.58) 34.29 33.56 (0.79)
2 10 Yes 1,141,887 1,145,072.33 (2923.82) 349 349.00 (0.00) 33.95 33.04 (1.08)
2 15 Yes 1,148,683 1,148,573.00 (1836.47) 349 348.67 (0.58) 33.81 33.27 (0.77)
2 5 No 198,386 198,386.00 (0.00) 334 334.00 (0.00) 33.81 33.81 (0.00)
3 15 Yes 1621829 1,619,763.00 (5261.56) 361 361.33 (0.58) 33.74 32.31 (1.46)
4 5 Yes 478459 476,360.67 (1914.80) 362 361.67 (0.58) 33.20 32.43 (0.70)
2 5 Yes 321984 321,670.67 (271.89) 339 338.33 (0.58) 32.79 32.18 (0.69)
3 5 No 203821 203,821.00 (0.00) 404 404.00 (0.00) 30.95 30.95 (0.00)
4 5 No 209776 209,766.67 (16.17) 474 474.00 (0.00) 29.80 29.75 (0.08)
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7.4.2 LogicNet Evaluation
The tables provided in the following show the results of the logic creation with LogicNets as
intermediate steps. They are based on the real-valued neural network baselines defined in Table 1
that served as input to the logic pipeline. In each table, the results are sorted in descending manner
according to the top-1 model’s performance and the column-wise "winner" is marked in bold.
Note that if the number of nodes or levels in the AIG is zero, this means that the LogicNets have
learned nothing and its corresponding logic has a constant class prediction.
Table 15: Results of the LogicNet logic on the "GIB Model 1" setup for a quantization scheme of 7 total bits
and 3 fractional bits.
Depth Width LUT Size AIG Nodes(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
4 1,000 1 2,508 2,508.00 (0.00) 106 106.00 (0.00) 66.56 66.56 (0.00)
2 100 1 2,508 2,508.00 (0.00) 106 106.00 (0.00) 66.56 66.56 (0.00)
3 50 1 2,477 2,477.00 (0.00) 110 110.00 (0.00) 65.73 65.73 (0.00)
2 500 1 2,477 2,477.00 (0.00) 110 110.00 (0.00) 65.73 65.73 (0.00)
3 1,000 1 2,477 2,477.00 (0.00) 110 110.00 (0.00) 65.73 65.73 (0.00)
2 200 2 7,033 4,688.67 (4,060.50) 112 74.67 (64.66) 50.17 50.11 (0.10)
2 500 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 1,000 2 0 2,886.00 (4,998.70) 0 37.00 (64.09) 50.00 49.94 (0.10)
4 50 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 1,000 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 100 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 50 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 100 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 100 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 41.66 (9.13)
3 50 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 200 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 200 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 500 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 500 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 1,000 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 50 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 1,000 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 1,000 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 500 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 50 2 0 3,273.50 (3,779.91) 0 54.50 (62.94) 50.00 45.67 (8.23)
3 100 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 50 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 200 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 200 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 100 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 100 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 500 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 200 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 1,000 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 500 2 7,275 4,842.33 (4,193.60) 113 73.67 (63.85) 50.00 50.00 (0.00)
2 50 1 2,309 1,154.50 (1,264.69) 110 55.00 (60.25) 45.86 39.59 (6.86)
2 200 1 2,880 2,880.00 (0.00) 100 100.00 (0.00) 37.75 37.75 (0.00)
3 500 1 2,880 2,880.00 (0.00) 100 100.00 (0.00) 37.75 37.75 (0.00)
4 100 1 2,880 2,880.00 (0.00) 100 100.00 (0.00) 37.75 37.75 (0.00)
3 100 1 2,880 2,880.00 (0.00) 100 100.00 (0.00) 37.75 37.75 (0.00)
2 1,000 1 2,880 2,880.00 (0.00) 100 100.00 (0.00) 37.75 37.75 (0.00)
4 50 1 2,820 2,820.00 (0.00) 110 110.00 (0.00) 35.76 35.76 (0.00)
4 200 1 2,820 2,820.00 (0.00) 110 110.00 (0.00) 35.76 35.76 (0.00)
4 500 1 2,820 2,820.00 (0.00) 110 110.00 (0.00) 35.76 35.76 (0.00)
3 200 1 2,820 2,820.00 (0.00) 110 110.00 (0.00) 35.76 35.76 (0.00)
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Table 16: Results of the LogicNet logic on the "GIB Model 1" setup for a quantization scheme of 18 total
bits and 10 fractional bits.
Depth Width LUT Size AIG Nodes(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
4 1,000 1 25,536 25,536.00 (0.00) 198 198.00 (0.00) 65.56 65.56 (0.00)
2 100 1 25,536 25,536.00 (0.00) 198 198.00 (0.00) 65.56 65.56 (0.00)
2 500 1 21,810 21,810.00 (0.00) 192 192.00 (0.00) 64.40 64.40 (0.00)
3 1,000 1 21,810 21,810.00 (0.00) 192 192.00 (0.00) 64.40 64.40 (0.00)
3 50 1 21,810 21,810.00 (0.00) 192 192.00 (0.00) 64.40 64.40 (0.00)
2 50 2 62,998 62,980.00 (41.07) 199 196.33 (6.43) 50.50 50.33 (0.29)
2 500 2 61,787 41,219.33 (35,697.01) 189 131.33 (114.02) 50.17 50.06 (0.10)
2 1,000 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 50 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 500 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 100 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 1,000 2 0 26,055.33 (45,129.16) 0 68.00 (117.78) 50.00 50.00 (0.00)
4 100 3 0 30,737.00 (53,238.05) 0 65.33 (113.16) 50.00 50.00 (0.00)
4 200 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 100 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 50 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 200 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 50 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 500 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 500 3 0 30,733.67 (53,232.27) 0 65.33 (113.16) 50.00 50.00 (0.00)
4 1,000 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 50 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 1,000 3 0 30,735.33 (53,235.16) 0 64.67 (112.01) 50.00 50.00 (0.00)
2 100 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 100 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 200 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 100 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 200 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 1,000 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 200 2 0 42,790.67 (37,057.83) 0 128.33 (111.39) 50.00 50.00 (0.00)
3 500 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 50 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 200 3 0 30,785.67 (53,322.34) 0 66.67 (115.47) 50.00 50.00 (0.00)
3 500 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 1,000 3 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 50 1 23,172 17,379.00 (11,586.00) 194 145.50 (97.00) 46.69 43.35 (6.68)
3 500 1 28,769 28,769.00 (0.00) 202 202.00 (0.00) 41.56 41.56 (0.00)
3 100 1 28,769 28,769.00 (0.00) 202 202.00 (0.00) 41.56 41.56 (0.00)
2 200 1 28,769 28,769.00 (0.00) 202 202.00 (0.00) 41.56 41.56 (0.00)
2 1,000 1 28,769 28,769.00 (0.00) 202 202.00 (0.00) 41.56 41.56 (0.00)
4 100 1 28,769 28,769.00 (0.00) 202 202.00 (0.00) 41.56 41.56 (0.00)
4 200 1 25,039 25,039.00 (0.00) 206 206.00 (0.00) 39.07 39.07 (0.00)
4 500 1 25,039 25,039.00 (0.00) 206 206.00 (0.00) 39.07 39.07 (0.00)
3 200 1 25,039 25,039.00 (0.00) 206 206.00 (0.00) 39.07 39.07 (0.00)
4 50 1 25,039 25,039.00 (0.00) 206 206.00 (0.00) 39.07 39.07 (0.00)
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Table 17: Results of the LogicNet logic on the "GIB Model 2" setup for a quantization scheme of 6 total bits
and 4 fractional bits.
Depth Width LUT Size AIG Nodes(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
3 50 2 13,501 13,466.00 (45.92) 131 129.67 (2.31) 64.40 54.80 (8.31)
3 500 3 25,292 25,279.00 (28.79) 139 138.67 (0.58) 51.82 50.61 (1.05)
2 500 2 9,815 98,10.00 (9.54) 124 123.00 (1.00) 51.49 49.12 (2.92)
2 50 2 9,727 9,715.67 (16.29) 133 132.33 (1.15) 50.99 50.27 (0.97)
2 100 2 8,157 8,152.33 (12.66) 125 124.33 (1.15) 50.99 50.05 (0.82)
2 50 3 18,491 18,478.33 (16.26) 137 137.00 (0.00) 50.33 50.11 (0.19)
4 50 3 25,322 25,176.00 (130.43) 137 135.00 (2.00) 50.33 50.11 (0.19)
2 50 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 100 2 21,853 21,832.33 (21.01) 137 136.67 (0.58) 50.00 50.00 (0.00)
4 50 2 18,098 18,062.00 (49.93) 135 134.00 (1.00) 50.00 50.00 (0.00)
3 50 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 50 3 23,388 23,414.67 (25.58) 139 139.00 (0.00) 50.00 50.00 (0.00)
4 100 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 100 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 200 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 100 3 25,538 25,450.00 (86.07) 140 139.67 (0.58) 50.00 50.00 (0.00)
2 1,000 3 18,413 18,418.33 (8.39) 138 138.33 (0.58) 50.00 50.00 (0.00)
4 200 2 20,397 20,431.00 (83.37) 130 131.67 (2.89) 50.00 50.00 (0.00)
4 200 3 25,631 25,595.00 (61.49) 141 140.00 (1.73) 50.00 50.00 (0.00)
4 500 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 500 2 22,040 22,126.00 (74.59) 132 135.00 (2.65) 50.00 50.00 (0.00)
4 500 3 25,673 25,641.67 (36.90) 141 141.33 (0.58) 50.00 50.00 (0.00)
4 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 1,000 2 17,697 17,700.67 (57.59) 133 134.00 (1.73) 50.00 50.00 (0.00)
4 50 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 1,000 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 500 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 100 3 25,306 25,296.67 (14.47) 140 139.33 (0.58) 50.00 49.94 (0.10)
3 200 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 100 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 200 2 12,591 12,587.00 (6.08) 135 135.00 (0.00) 50.00 50.00 (0.00)
2 100 3 16,665 16,647.67 (15.53) 136 135.67 (0.58) 50.00 50.00 (0.00)
3 200 3 23,659 23,643.00 (17.69) 139 139.33 (0.58) 50.00 49.67 (0.57)
2 200 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 200 2 10,887 10,895.67 (28.02) 129 130.33 (3.21) 50.00 49.89 (0.19)
3 1,000 3 23,252 23,238.00 (33.29) 139 138.67 (0.58) 50.00 50.00 (0.00)
3 500 2 16,314 16,351.00 (37.51) 131 133.33 (2.52) 50.00 50.00 (0.00)
2 200 3 14,207 14,218.33 (12.06) 137 137.00 (0.00) 50.00 49.94 (0.10)
2 500 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 500 3 15,867 15,848.67 (35.28) 137 136.33 (1.15) 50.00 50.00 (0.00)
3 1,000 2 16,746 16,731.33 (29.84) 134 134.00 (1.00) 50.00 50.00 (0.00)
3 100 2 14,402 9,614.00 (8325.99) 128 86.33 (74.78) 50.00 50.00 (0.00)
4 1,000 3 25,537 25,535.00 (44.03) 140 140.33 (0.58) 50.00 50.00 (0.00)
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Table 18: Results of the LogicNet logic on the "GIB Model 2" setup for a quantization scheme of 12 total
bits and 8 fractional bits.
Depth Width LUT Size AIG Nodes(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
2 500 2 41,867 13,955.67 (24,171.92) 165 55.00 (95.26) 50.50 50.17 (0.29)
3 50 3 93,893 93,933.00 (75.43) 187 187.00 (2.00) 50.17 50.06 (0.10)
3 200 2 50,187 50,233.33 (67.68) 175 178.00 (5.20) 50.17 50.00 (0.17)
2 50 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 100 2 87,276 87,261.67 (55.90) 177 176.00 (3.61) 50.00 50.00 (0.00)
3 50 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 50 2 56,822 18,940.67 (32,806.20) 173 57.67 (99.88) 50.00 50.00 (0.00)
4 50 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 50 2 73,135 73,126.00 (17.35) 183 182.00 (1.00) 50.00 50.00 (0.00)
3 100 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 50 3 101,503 101,511.67 (175.16) 190 189.33 (2.08) 50.00 50.00 (0.00)
4 100 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 100 3 101,698 101,761.33 (69.08) 193 193.33 (1.53) 50.00 50.00 (0.00)
2 1,000 3 72,668 72,588.33 (72.57) 189 185.00 (3.61) 50.00 50.00 (0.00)
4 200 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 200 2 80,587 80,716.00 (114.37) 172 178.00 (5.57) 50.00 50.00 (0.00)
4 200 3 101,837 101,887.00 (48.57) 193 193.33 (0.58) 50.00 50.00 (0.00)
4 500 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 500 2 88,351 88,297.67 (97.62) 188 185.33 (5.51) 50.00 50.00 (0.00)
4 500 3 101,845 101,857.67 (44.38) 194 192.33 (2.08) 50.00 50.00 (0.00)
4 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 1,000 2 73,002 73,007.67 (40.80) 174 174.33 (2.52) 50.00 50.00 (0.00)
3 1,000 3 94,230 94,242.67 (52.17) 188 189.33 (2.31) 50.00 50.00 (0.00)
2 1,000 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 1,000 2 0 22,095.33 (38,270.24) 0 56.33 (97.57) 50.00 50.00 (0.00)
2 200 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 50 2 0 27,704.67 (23,992.95) 0 110.00 (95.26) 50.00 49.89 (0.10)
3 100 3 101,208 101,215.67 (33.17) 189 190.00 (1.00) 50.00 50.00 (0.00)
2 50 3 72,622 72,636.00 (17.78) 185 185.33 (1.53) 50.00 50.00 (0.00)
3 200 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 100 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 100 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 100 3 66,648 66,620.67 (39.80) 187 185.67 (2.31) 50.00 50.00 (0.00)
3 200 3 94,308 94,357.67 (60.47) 186 188.67 (2.52) 50.00 50.00 (0.00)
2 200 2 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 100 2 0 19,583.67 (33919.91) 0 58.33 (101.04) 50.00 50.00 (0.00)
3 500 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
2 200 3 57,490 57,411.00 (85.04) 185 181.00 (4.00) 50.00 50.00 (0.00)
3 500 2 64,975 64,992.00 (14.93) 170 171.33 (1.15) 50.00 50.00 (0.00)
2 500 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 500 3 101,331 101,204.00 (219.10) 189 186.33 (6.43) 50.00 50.00 (0.00)
2 500 3 64,943 64,973.33 (55.16) 182 183.67 (3.79) 50.00 49.94 (0.10)
2 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
3 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 50.00 50.00 (0.00)
4 1,000 3 101,775 101,768.33 (23.71) 193 192.33 (1.15) 50.00 50.00 (0.00)
28
Table 19: Results of the LogicNet logic on the "VACS Model 1" setup for a quantization scheme of 7 total
bits and 3 fractional bits.
Depth Width LUT Size AIG Nodes(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
2 500 3 7,473 7,445.33 (65.07) 89 84.00 (8.66) 33.40 33.35 (0.04)
2 1,000 3 7,397 7,378.33 (37.65) 78 74.00 (6.08) 33.40 33.35 (0.04)
2 50 3 0 4,738.67 (4103.81) 0 46.67 (40.41) 33.33 33.33 (0.00)
3 50 5 10,038 9,963.33 (77.66) 75 75.33 (0.58) 33.33 33.33 (0.00)
2 1,000 4 8,476 8,458.00 (25.36) 85 83.33 (1.53) 33.33 33.33 (0.00)
4 100 4 9,895 9,970.67 (70.68) 74 76.33 (2.08) 33.33 33.33 (0.00)
2 1,000 5 0 5,634.33 (4,879.48) 0 47.67 (41.28) 33.33 33.33 (0.00)
4 100 5 10,307 10,267.00 (112.47) 82 79.33 (2.52) 33.33 33.31 (0.03)
3 50 3 9,862 9,998.00 (119.30) 73 83.00 (8.72) 33.33 33.33 (0.00)
4 200 3 10,193 10,178.33 (18.18) 95 93.00 (1.73) 33.33 33.33 (0.00)
3 50 4 9,951 9,951.00 (6.00) 72 78.00 (5.20) 33.33 33.33 (0.00)
4 200 4 10,241 10,370.67 (121.93) 88 90.00 (3.46) 33.33 33.33 (0.00)
4 200 5 10,166 10,188.67 (65.03) 76 78.67 (3.06) 33.33 33.31 (0.03)
3 100 3 10,056 10,049.33 (30.55) 87 89.00 (2.65) 33.33 33.33 (0.00)
4 500 3 10,141 10,045.00 (193.74) 91 83.33 (10.79) 33.33 33.33 (0.00)
3 100 4 10,105 10,077.33 (93.62) 90 89.67 (3.51) 33.33 33.33 (0.00)
4 500 4 9,906 6,602.67 (5,718.08) 79 51.67 (44.77) 33.33 33.33 (0.00)
3 100 5 10,057 10,057.00 (65.00) 77 76.33 (1.15) 33.33 33.31 (0.03)
4 500 5 10,178 6,800.00 (5,889.01) 84 54.00 (46.86) 33.33 33.33 (0.00)
3 200 3 7,971 8,078.67 (93.35) 76 85.00 (7.94) 33.33 33.33 (0.00)
4 1,000 3 10,146 10,185.67 (34.65) 90 93.00 (2.65) 33.33 33.33 (0.00)
4 1,000 4 10,566 10,501.00 (67.64) 93 93.00 (1.00) 33.33 33.33 (0.00)
4 100 3 10,148 10,119.33 (25.01) 94 91.67 (2.52) 33.33 33.29 (0.08)
4 50 5 10,138 10,259.33 (137.06) 76 80.33 (5.86) 33.33 33.33 (0.00)
3 200 4 10,018 6,639.00 (5,749.85) 81 51.67 (44.88) 33.33 33.33 (0.00)
2 100 5 9,916 9,607.67 (487.19) 74 71.67 (2.08) 33.33 33.33 (0.00)
2 50 4 8,965 8,929.00 (57.24) 86 83.00 (3.61) 33.33 33.33 (0.00)
3 200 5 9,881 9,931.67 (102.83) 74 75.00 (1.73) 33.33 33.33 (0.00)
2 50 5 9,195 9,157.00 (40.15) 82 75.67 (5.51) 33.33 33.33 (0.00)
3 500 3 9,106 9,108.00 (5.29) 89 88.67 (1.53) 33.33 33.33 (0.00)
2 100 3 7,255 7,255.67 (4.04) 76 76.67 (1.15) 33.33 33.33 (0.00)
3 500 4 10,197 10,149.67 (48.01) 91 91.33 (0.58) 33.33 33.33 (0.00)
2 100 4 9,172 9,134.33 (91.51) 85 81.33 (8.14) 33.33 33.33 (0.00)
3 500 5 9,941 9,931.67 (53.61) 76 75.00 (1.73) 33.33 33.33 (0.00)
3 1,000 3 0 6,700.67 (5,802.95) 0 60.33 (52.27) 33.33 33.33 (0.00)
2 500 5 9,921 9,889.00 (63.38) 73 73.67 (6.03) 33.33 33.33 (0.00)
2 200 3 7,505 7,513.00 (10.58) 88 88.33 (1.53) 33.33 33.33 (0.00)
3 1,000 4 10,207 10,178.67 (33.98) 93 93.33 (1.53) 33.33 33.33 (0.00)
2 200 4 8,135 8,151.00 (16.52) 71 72.00 (1.00) 33.33 33.33 (0.00)
2 200 5 9,876 6,596.33 (5,712.62) 73 48.67 (42.15) 33.33 33.33 (0.00)
3 1,000 5 9,869 9,922.67 (50.80) 73 74.33 (1.53) 33.33 33.33 (0.00)
4 50 3 9,843 9,915.33 (78.62) 73 77.67 (4.16) 33.33 33.33 (0.00)
2 500 4 9,051 9,046.33 (13.61) 88 86.67 (4.16) 33.33 33.33 (0.00)
4 50 4 10,078 9,968.33 (105.75) 78 76.00 (1.73) 33.33 33.33 (0.00)
4 1,000 5 10,171 6,845.00 (5,928.73) 85 57.33 (49.66) 33.33 33.33 (0.00)
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Table 20: Results of the LogicNet logic on the "VACS Model 1" setup for a quantization scheme of 32 total
bits and 16 fractional bits.
Depth Width LUT Size AIG Nodes(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
3 1,000 3 186,572 186,531.00 (65.89) 274 270.67 (3.51) 33.40 33.35 (0.04)
2 500 3 136,429 136,462.67 (33.02) 260 262.33 (2.52) 33.40 33.31 (0.10)
4 200 3 186,985 186,999.00 (37.99) 277 277.00 (1.00) 33.40 33.35 (0.04)
3 200 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 100 3 186,900 186,941.00 (56.15) 278 276.33 (3.79) 33.33 33.33 (0.00)
4 50 3 186,363 186,426.33 (57.42) 237 239.67 (3.06) 33.33 33.33 (0.00)
3 50 2 135,310 135,298.67 (9.87) 244 243.00 (2.65) 33.33 33.33 (0.00)
4 100 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 50 3 186,571 186,576.00 (22.91) 267 268.00 (1.73) 33.33 33.29 (0.08)
4 100 2 157,029 156,936.33 (91.05) 257 245.67 (9.81) 33.33 33.33 (0.00)
3 100 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 100 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 100 3 186,548 186,558.00 (12.49) 272 268.33 (3.21) 33.33 33.33 (0.00)
2 1,000 3 140,399 140,350.00 (42.44) 237 233.33 (3.51) 33.33 33.33 (0.00)
4 200 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 200 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 200 2 155,731 155,717.67 (16.65) 224 223.33 (2.08) 33.33 33.27 (0.07)
4 500 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 500 2 166,776 166,736.33 (38.11) 211 210.67 (1.53) 33.33 33.33 (0.00)
4 500 3 186,996 186,967.00 (42.67) 276 275.67 (3.51) 33.33 33.33 (0.00)
4 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 1,000 2 185,816 180,610.67 (9060.10) 214 217.33 (3.06) 33.33 33.33 (0.00)
3 50 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 50 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 50 2 120,063 120,056.67 (5.51) 207 208.33 (1.53) 33.33 33.33 (0.00)
3 500 3 171,990 171,955.33 (37.22) 268 265.67 (2.52) 33.33 33.33 (0.00)
2 50 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 200 3 152,670 152,775.33 (91.31) 257 266.33 (8.08) 33.33 33.33 (0.00)
2 50 3 136,556 136,562.00 (35.38) 245 247.33 (3.21) 33.33 33.31 (0.03)
3 500 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 100 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 500 2 0 40,943.00 (70,915.36) 0 66.00 (114.32) 33.33 33.33 (0.00)
2 100 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 100 3 136,710 136,658.00 (47.79) 245 239.33 (4.93) 33.33 33.33 (0.00)
2 200 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 50 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 200 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 200 3 136,328 136,295.33 (44.23) 263 259.67 (4.93) 33.33 33.33 (0.00)
3 1,000 2 122,121 121,960.33 (300.19) 245 222.33 (35.02) 33.33 33.33 (0.00)
2 500 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 500 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 1,000 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 1,000 3 186,872 186,901.33 (69.79) 268 273.67 (5.51) 33.33 33.33 (0.00)
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Table 21: Results of the LogicNet logic on the "VACS Model 2" setup for a quantization scheme of 6 total
bits and 4 fractional bits.
Depth Width LUT Size AIG Nodes(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
3 200 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 1,000 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 100 2 12,429 12,480.33 (99.49) 82 83.00 (8.54) 33.33 33.33 (0.00)
2 1,000 3 0 2,620.00 (4,537.97) 0 29.67 (51.38) 33.33 33.33 (0.00)
4 100 3 26,802 26,802.33 (18.50) 101 103.00 (1.73) 33.33 33.33 (0.00)
3 50 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 200 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 50 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 200 2 0 4,089.67 (7083.51) 0 30.33 (52.54) 33.33 33.33 (0.00)
3 50 3 16,320 16,287.67 (46.80) 97 93.67 (3.51) 33.33 33.33 (0.00)
4 200 3 25,561 25,520.67 (52.73) 101 100.00 (1.73) 33.33 33.33 (0.00)
3 100 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 500 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 100 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 500 2 12,538 12,553.33 (13.28) 87 89.67 (3.79) 33.33 33.33 (0.00)
3 100 3 14,796 14,794.33 (14.57) 96 96.33 (5.51) 33.33 33.33 (0.00)
4 500 3 27,450 27,249.00 (492.30) 101 99.00 (2.65) 33.33 33.33 (0.00)
3 200 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 1,000 2 0 4,264.33 (7386.04) 0 29.33 (50.81) 33.33 33.33 (0.00)
4 100 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 500 3 0 4,896.00 (4240.09) 0 63.00 (54.58) 33.33 33.33 (0.00)
2 50 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 50 3 26,721 26,767.67 (86.08) 104 103.67 (1.53) 33.33 33.33 (0.00)
2 50 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 200 3 15,062 15,049.33 (10.97) 99 97.33 (2.89) 33.33 33.33 (0.00)
2 50 3 8,269 8,206.67 (81.83) 84 80.00 (8.72) 33.33 33.33 (0.00)
3 500 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 100 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 500 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 100 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 500 3 19,040 18,977.00 (55.38) 100 97.67 (2.08) 33.33 33.33 (0.00)
2 100 3 8,691 5,741.00 (4,972.49) 83 50.67 (44.43) 33.33 33.33 (0.00)
3 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 200 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 1,000 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 200 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 1,000 3 15,603 15,641.33 (49.34) 93 96.00 (3.61) 33.33 33.33 (0.00)
2 200 3 0 5,323.67 (4,610.46) 0 55.67 (48.23) 33.33 33.33 (0.00)
4 50 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 500 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 50 2 11,097 11,050.33 (88.74) 88 84.00 (8.72) 33.33 33.33 (0.00)
2 500 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 1,000 3 26,347 26,367.67 (20.50) 101 101.67 (2.08) 33.33 33.33 (0.00)
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Table 22: Results of the LogicNet logic on the "VACS Model 2" setup for a quantization scheme of 32 total
bits and 16 fractional bits.
Depth Width LUT Size AIG Nodes(Top1)
AIG Nodes
(TopN)
AIG Levels
(Top1)
AIG Levels
(TopN)
Accuracy
(Top-1)
Accuracy
(Top-N)
3 500 3 389,577 389,558.33 (19.01) 264 264.33 (1.53) 33.47 33.38 (0.08)
2 50 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 100 2 126,671 126,674.33 (13.32) 248 249.00 (1.73) 33.33 33.33 (0.00)
2 1,000 3 166,219 166,226.33 (48.42) 251 254.33 (7.57) 33.33 33.33 (0.00)
3 50 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 100 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 50 2 141,596 141,990.33 (341.51) 187 233.00 (39.84) 33.33 33.33 (0.00)
4 100 2 253,345 168,910.33 (146,280.64) 251 169.33 (146.68) 33.33 33.33 (0.00)
3 50 3 326,791 326,785.33 (51.73) 265 263.33 (6.66) 33.33 33.33 (0.00)
4 100 3 548,820 548,742.33 (71.93) 270 271.00 (1.00) 33.33 33.33 (0.00)
3 100 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 200 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 200 2 240,714 240,734.67 (20.50) 256 255.33 (0.58) 33.33 33.33 (0.00)
2 1,000 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 100 3 286,296 286,360.33 (56.70) 265 265.00 (3.00) 33.33 33.33 (0.00)
4 200 3 519,654 519,624.67 (31.13) 279 277.67 (5.13) 33.33 33.33 (0.00)
3 200 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 500 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 500 2 241,912 241,939.33 (33.71) 249 256.67 (6.81) 33.33 33.33 (0.00)
4 500 3 560,084 560,049.00 (50.59) 282 280.00 (2.65) 33.33 33.33 (0.00)
4 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 1,000 2 240,817 240,826.00 (9.00) 252 252.67 (2.08) 33.33 33.33 (0.00)
4 50 3 548,464 548,433.00 (46.94) 278 279.67 (2.08) 33.33 33.33 (0.00)
2 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 200 2 160,889 160,896.33 (8.74) 256 256.33 (0.58) 33.33 33.33 (0.00)
2 200 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 50 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 200 3 307,177 307,160.00 (15.72) 265 261.67 (4.16) 33.33 33.33 (0.00)
2 50 3 160,583 160,602.33 (18.15) 250 253.00 (2.65) 33.33 33.33 (0.00)
3 500 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 100 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 500 2 157,759 157,773.00 (18.52) 253 254.33 (2.31) 33.33 33.33 (0.00)
2 100 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 100 3 172,050 172,050.00 (17.00) 260 258.00 (4.36) 33.33 33.33 (0.00)
3 1,000 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 50 2 227,093 221,446.00 (9772.23) 253 251.67 (5.13) 33.33 33.33 (0.00)
2 200 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 1,000 2 147,138 147,150.33 (11.59) 244 248.00 (3.61) 33.33 33.33 (0.00)
2 200 3 165,704 110,431.00 (95,636.07) 251 166.33 (144.06) 33.33 33.33 (0.00)
2 500 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
3 1,000 3 311,171 311,195.00 (23.52) 272 263.33 (7.57) 33.33 33.33 (0.00)
2 500 2 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
4 50 1 0 0.00 (0.00) 0 0.00 (0.00) 33.33 33.33 (0.00)
2 500 3 144,863 144,869.67 (10.69) 265 261.33 (3.51) 33.33 33.33 (0.00)
4 1,000 3 538,482 538,510.67 (64.93) 281 280.00 (1.00) 33.33 33.33 (0.00)
32
7.5 Interpretable Report
In the following, an example of how interpretable reports from the logic can look like is reported.
It is derived for a single node l0;n0 of the first layer from a direct translation of a neural network
to arithmetic logic. It receives four input features of the GIB data set: the systolic blood pressure,
the haemoglobin level, the urea level and the creatinine level. The quantization scheme has 4 total
bits and 2 fractional bits. The Boolean equations derived from the AIG of the logic module can be
found in the following. The derived AIG has 134 nodes and can be visualized as shown in Figure 11.
From the report it can seen that in this example there is no dependency on the variables creatinine
and urea, which means that they are internally treated as don’t-cares. Similar reports can be created
from any arbitrary concatenation of logic modules, allowing simulations and interpretations also of
only intermediate layers or nodes or measuring variables’ influences.
We, however, note that the report is human readable but usually not derived for this purpose, except
for use-cases where the logic is small enough such that a system verification process can be executed
manually. The example should mainly provide insights on how the AIG nodes’ formulas look like in
terms of factored AND and OR gates. Running SAT-solvers on such logic functions to find satisfying
assignments can serve the process of system verification. Also from this small example it can already
be seen that missing dependencies on features can be found which can help on curating data sets.
Logic Report: l0n0_nn
Inputs:
Input 0: systolic
Input 1: haemoglobin
Input 2: urea
Input 3: creatinine
Outputs:
Output: l0n0_nn_out
Equations:
n21 = systolic[0] AND systolic[1];
n22 = NOT systolic[0] AND NOT systolic[1];
n23 = NOT n21 AND NOT n22;
n24 = haemoglobin[0] AND n23;
n25 = systolic[2] AND n23;
n26 = NOT systolic[2] AND NOT n23;
n27 = NOT n25 AND NOT n26;
n28 = n21 AND n27;
n29 = NOT n21 AND NOT n27;
n30 = NOT n28 AND NOT n29;
n31 = haemoglobin[0] AND haemoglobin[1];
n32 = NOT haemoglobin[0] AND NOT haemoglobin[1];
n33 = NOT n31 AND NOT n32;
n34 = n30 AND n33;
n35 = NOT n30 AND NOT n33;
n36 = NOT n34 AND NOT n35;
n37 = n24 AND n36;
n38 = NOT n24 AND NOT n36;
n39 = NOT n37 AND NOT n38;
n40 = NOT systolic[0] AND systolic[1];
n41 = systolic[0] AND NOT systolic[1];
n42 = NOT n40 AND NOT n41;
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n43 = systolic[2] AND n42;
n44 = NOT systolic[2] AND NOT n42;
n45 = NOT n43 AND NOT n44;
n46 = n21 AND n45;
n47 = NOT n21 AND NOT n45;
n48 = NOT n46 AND NOT n47;
n49 = NOT systolic[3] AND n48;
n50 = NOT n25 AND NOT n28;
n51 = systolic[3] AND NOT n48;
n52 = NOT n49 AND NOT n51;
n53 = NOT n50 AND n52;
n54 = NOT n49 AND NOT n53;
n55 = NOT n43 AND NOT n46;
n56 = NOT systolic[1] AND systolic[2];
n57 = systolic[1] AND NOT systolic[2];
n58 = NOT n56 AND NOT n57;
n59 = n40 AND n58;
n60 = NOT n40 AND NOT n58;
n61 = NOT n59 AND NOT n60;
n62 = NOT systolic[3] AND n61;
n63 = systolic[3] AND NOT n61;
n64 = NOT n62 AND NOT n63;
n65 = NOT n55 AND n64;
n66 = n55 AND NOT n64;
n67 = NOT n65 AND NOT n66;
n68 = n54 AND NOT n67;
n69 = NOT n54 AND n67;
n70 = NOT n68 AND NOT n69;
n71 = NOT haemoglobin[0] AND haemoglobin[1];
n72 = haemoglobin[0] AND NOT haemoglobin[1];
n73 = NOT n71 AND NOT n72;
n74 = haemoglobin[2] AND n73;
n75 = NOT haemoglobin[2] AND NOT n73;
n76 = NOT n74 AND NOT n75;
n77 = n31 AND n76;
n78 = NOT n31 AND NOT n76;
n79 = NOT n77 AND NOT n78;
n80 = NOT n74 AND NOT n77;
n81 = NOT haemoglobin[1] AND haemoglobin[2];
n82 = haemoglobin[1] AND NOT haemoglobin[2];
n83 = NOT n81 AND NOT n82;
n84 = n71 AND n83;
n85 = NOT n71 AND NOT n83;
n86 = NOT n84 AND NOT n85;
n87 = NOT haemoglobin[3] AND n86;
n88 = haemoglobin[3] AND NOT n86;
n89 = NOT n87 AND NOT n88;
n90 = NOT n80 AND n89;
n91 = n80 AND NOT n89;
n92 = NOT n90 AND NOT n91;
n93 = NOT n79 AND NOT n92;
n94 = n79 AND n92;
n95 = NOT n93 AND NOT n94;
n96 = NOT n70 AND NOT n95;
n97 = n50 AND NOT n52;
n98 = NOT n53 AND NOT n97;
n99 = NOT n79 AND n98;
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n100 = NOT n34 AND NOT n37;
n101 = n79 AND NOT n98;
n102 = NOT n99 AND NOT n101;
n103 = NOT n100 AND n102;
n104 = NOT n99 AND NOT n103;
n105 = n70 AND n95;
n106 = NOT n96 AND NOT n105;
n107 = NOT n104 AND n106;
n108 = NOT n96 AND NOT n107;
n109 = NOT n62 AND NOT n65;
n110 = NOT n56 AND NOT n59;
n111 = NOT systolic[2] AND NOT systolic[3];
n112 = systolic[2] AND systolic[3];
n113 = NOT n111 AND NOT n112;
n114 = NOT n110 AND n113;
n115 = n110 AND NOT n113;
n116 = NOT n114 AND NOT n115;
n117 = NOT n109 AND n116;
n118 = n109 AND NOT n116;
n119 = NOT n117 AND NOT n118;
n120 = NOT n68 AND n119;
n121 = n68 AND NOT n119;
n122 = NOT n120 AND NOT n121;
n123 = NOT n87 AND NOT n90;
n124 = NOT n81 AND NOT n84;
n125 = NOT haemoglobin[2] AND NOT haemoglobin[3];
n126 = haemoglobin[2] AND haemoglobin[3];
n127 = NOT n125 AND NOT n126;
n128 = NOT n124 AND n127;
n129 = n124 AND NOT n127;
n130 = NOT n128 AND NOT n129;
n131 = NOT n123 AND n130;
n132 = n123 AND NOT n130;
n133 = NOT n131 AND NOT n132;
n134 = NOT n93 AND n133;
n135 = n93 AND NOT n133;
n136 = NOT n134 AND NOT n135;
n137 = n122 AND n136;
n138 = NOT n122 AND NOT n136;
n139 = NOT n137 AND NOT n138;
n140 = NOT n108 AND n139;
n141 = n108 AND NOT n139;
n142 = NOT n140 AND NOT n141;
n143 = n104 AND NOT n106;
n144 = NOT n107 AND NOT n143;
n145 = n100 AND NOT n102;
n146 = NOT n103 AND NOT n145;
n147 = NOT n39 AND NOT n146;
n148 = NOT n144 AND n147;
n149 = NOT n142 AND n148;
n150 = NOT n142 AND NOT n149;
l0n0_nn_out[0] = n39 AND n150;
l0n0_nn_out[1] = n146 AND n150;
l0n0_nn_out[2] = n144 AND n150;
l0n0_nn_out[3] = n142 AND n150;
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No Dependency On:
Input 2: urea
Input 3: creatinine
Network structure visualized by ABC
Benchmark "l0n0_nn". Time was Tue Feb 18 14:07:01 2020. 
The network contains 134 logic nodes and 0 latches.
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Figure 11: Example of the AIG that is derived from a simple logic module. The visualization was
exported after creating the AIG with ABC [14].
As a proof of concept, Table 23 provides the computing times for MiniSAT [15] running on AIGs
of different sizes, while searching for satisfying assignments of the underlying logic function. The
runtimes are in the magnitude of minutes to a few hours.
Table 23: Results of the computing times for MiniSAT [15] to find satisfying arguments for multiple settings of
bloated and reduced logic - ordered by the number of AIG nodes.
Logic Translation
(m total bits, i fractional bits) Settings AIG Nodes AIG Levels MiniSAT time
Arithmetic Circuit (32, 16) - 2,516,251 1,113 18,813.05 s (313.55 min)
Random Forest (8, 6) Estimators: 4; Max. Depth: 10 912,589 275 22,310.16 s (371.84 min)
LogicNet (8, 6) Depth: 4; Width: 100; LUT-Size: 8 256,910 212 1,264.43 s (21.07 min)
Arithmetic Circuit (8, 4) - 210,457 477 76.08 s (1.27 min)
Random Forest (8, 6) Estimators: 2; Max. Depth: 5 198,378 227 5,226.24 s (87.10 min)
LogicNet (8, 6) Depth: 2; Width: 200; LUT-Size: 4 56,738 184 4,880.07 s (81.33 min)
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